

お客様へお願い

受領印欄押印後、お手数ですが下記宛先へFAXにて返信をお願い致します。

FAX 0475-30-1067 応用開発ユニット宛

双葉電子工業株式会社
電子部品事業部
ELECTRONIC COMPONENTS
DIVISION
FUTABA CORP.

蛍光表示管規格書
Vacuum Fluorescent Display Specification

Attention

PACE

発行月日

The date of issue 2009. 6. 3

部品番号

Part No.

双葉電子形名

FUTABA Type No.

16-BD-08GINK

改定記号

Revision Letter

A

主旨 (Purpose):

新規 (Newly issued)

1.Pin connection was changed. (#5~#13, NC → NX)

変更 (Revised)

2.Lead bend was changed. (4.0mm → 5.2mm)

3.Lead edge position was changed. (5.0mm → 4.0mm)

受領印 Signature

記事 Note. 御参考までに、フレーム周波数又はディミング周波数がお決まりでしたら、お知らせ下さい。

For the reference, please note your intended frame frequency or dimming frequency if applicable.

注意事項

NOTE

1. 蛍光表示管 (VFD) は下記物質を含有しています。蛍光表示管を破棄する場合は、法律に従い処理をして下さい。
1. Since Vacuum Fluorescent Display (VFD) contents the following environmental control materials, proper disposition complying with regulation is required for its waste.
 - 1-1 硫化カドミウム
本品種にはカドミウムは一切含まれておりません。
1-1 Cadmium Sulfide
Cadmium Sulfide is not contained in this product.
 - 1-2 バリウム、銀、コバルト
バリウムはゲッター及びフィラメントに、コバルトは封着ガラスに、銀は半田及び導電材として、それぞれ微量含有しています。
1-2 Barium, Silver, Cobalt
The Getter and Filament material contain Barium, and Cobalt is contained in frit glass, Silver is used as wiring pattern material and solder.
 - 1-3 鉛
封着ガラス及び絶縁ガラスは鉛系のガラスが主成分です。
1-3 Lead
Frit glass and isolation paste are the Lead base glass.
2. VFDの外囲器はソーダライムガラスで構成され、真真空気密が保たれています。従いまして、強い衝撃を与えると破損し、ガラスが飛び散る事がありますのでVFDには衝撃を与えないようにして下さい。外周部は鋭くなっていますので、素手で取り扱うとケガをする事があります。
2. Since the envelope of VFD is fabricated by soda-lime glass to keep vacuum condition, excessive mechanical shock may cause crash of the glass envelop and splash of the glass chip. The edge of the glass package is sharp and can cause injury.
Therefore protective glasses and gloves should be used for proper handling of VFD.
3. VFDの構成部品及び製造工程において本スペックの発行時点において規制されている一切のオゾン層破壊物質、臭素系難燃剤及び水銀は使用しておりません。
3. VFD manufacturing process of articles or parts do not use any ODC(Ozon Depleting Chemicals) or regulated Brominated flame retardant materials or Mercury, that are regulated on this specification issue date.

※ 蛍光表示管規格書 (29) 枚をお送り致しますので御査収後、御返却下さいませお願い致します。

After reviewing this material, please send back this cover page with your signature.

双葉電子応用開発U使用欄

デザインファイル登録	FAX 顧客送信先TEL	営業担当	技術担当
(要): 不要	幕張... 要 (不要) 名古屋... 要 (不要) 大阪... 要 (不要)	OCHIAI	TU/KAWASHIMA

蛍光表示管製品規格 VACUUM FLUORESCENT DISPLAY SPECIFICATION

双葉電子工業株式会社

電子部品事業部 電子管技術グループ
ENGINEERING GROUP, ELECTRON TUBE
ELECTRONIC COMPONENTS DIVISION
FUTABA CORPORATION

形名 Type No. **16-BD-08GINK**

用 途 : Application STB
外形寸法 : Outer Dimension 110.2 (L) × 18.5 (W) × 6.6 (T)mm
Cadmium Free Phosphor, Lead Free Solder

発 光 色 : Color of Illumination Green (G. x=0.24,y=0.41)

絶対最大定格: Absolute Maximum Rating

項 目	Item	Symbol	Terminals	Rating	Unit
フィラメント電圧 : Filament Voltage	*1	Ef	F1-F2	4.9	Vac
ロジック電源電圧 : Logic Supply Voltage	*3	VDD	VDD	-0.3 ~ 6.5	Vdc
ドライバ電源電圧 : Driver Supply Voltage	*4	VFL	VFL	-35 ~ VDD+0.3	Vdc
ロジック信号入力電圧 : Logic Input Voltage		VIN	CS,CP,DA,RESET	-0.3 ~ VDD+0.3	Vdc
保 存 温 度 : Storage Temperature		Tstg	—	-55 ~ +85	°C

絶対最大定格: 瞬時たりとも超えてはならない規格であり、これを超えた場合恒久的な機能障害を発生する可能性があります。

Absolute Maximum Condition : The value shall not be exceeded in any conditions. Permanent damage to VFD may be expected.

推奨動作条件: Recommended Operating Condition

項 目	Item	Symbol	Min.	Typ.	Max.	Unit
フィラメント電圧 : Filament Voltage	*1	Ef	3.69	4.1	4.51	Vac
ドライバ電源電圧 : Driver Supply Voltage	*4	VFL	-27	-30	-33	Vdc
ロジック電源電圧 : Logic Supply Voltage	*3	VDD	3.0	3.3	3.6	Vdc
Hレベル入力電圧 : H-Level Input Voltage		VIH	VDD × 0.8	—	—	Vdc
Lレベル入力電圧 : L-Level Input Voltage		VIL	—	—	VDD × 0.2	Vdc
カットオフバイアス : Cut-off Bias	*2	Ek	5.9	—	—	Vdc
動 作 温 度 : Operating Temperature		Topr	-20	—	+70	°C

内部クロック動作特性: Characteristics of Internal Clock Circuit (条件: Condition R1 = 3.3kΩ、C1 = 39pF)

項 目	Item	Symbol	Min.	Typ.	Max.	Unit
発 振 周 波 数 : Oscillator Frequency		f _{OSC}	1.5	2.0	2.5	MHz
表示フレーム周波数 : Display Frame Frequency		f _{FR}	183	244	305	Hz

推奨動作条件: 信頼性、品質を確保できる範囲(寿命はTyp.値が最適値です。)

Recommended Operating Condition: Quality and reliability can be assured in this condition.

(Typ.condition is the most optimized value on the life time.)

*1 AC50、60Hzまたは30kHz以上の実効値。50Hz,60Hz or > 30kHz r.m.s.

*2 フィラメントトランスのセンタータップに印加する。Ek is applied to the center tap of the filament transformer.

*3 電源シーケンス Power Supply Sequence

VFLを印加中はVDDを3.0~3.6Vの間でご使用下さい。

VDD should be 3.0 to 3.6V when applying VFL.


電源投入時はVDDとVFLを同時、またはVDDを投入した後にVFLを投入下さい。

VFL and VDD should be on at the same, or VFL should be on after VDD is on.

電源遮断時はVDDとVFLを同時、またはVFLを遮断した後にVDDを遮断下さい。

VFL and VDD should be off at the same, or VDD should be off after VFL is off.

*4 VFLを印加中は推奨動作条件でご使用下さい。Recommended Operating Condition should be used when applying VFL.



電源シーケンス
Power Supply Sequence

本製品は半導体製品ですので静電気のお取り扱いには十分ご注意ください。

The VFD is built with C-MOS lcs. Precautions should be taken to minimize the possibility of static charges.

本規格と異なる使い方をされる場合、品質、信頼性を確保出来ない場合がありますので事前にご相談下さい。

Since deviation from this specification may generate quality or reliability concerns, please consult to FUTABA prior to use.


この仕様書の内容はお断りなく変更することがありますのでご了承下さい。

This specification is subject to change without notice.

電氣的特性:Electrical Characteristics

指定がない場合は、推奨動作条件のTyp値、全点灯、 $f_c=1.0\text{MHz}$ 、 $\text{PGND}=\text{LGND}=0\text{V}$ とする。

Unless otherwise specified, The test condition should be Typ value of recommended condition and all segments on, $f_c=1.0\text{MHz}$, $\text{PGND}=\text{LGND}=0\text{V}$.

項目 : Item	Test Condition		Symbol	Min.	Typ.	Max.	Unit.	
フィラメント電流 Filament Current	Ef = 4.1 Vac VFL=VDD=0V		If	113	125	138	mAac	
ロジック電源電流 Logic Supply Current	全点灯 All Segments on		IDD	—	—	5.0	mA	
ドライバ電源電流 Driver Supply Current			IEE(AVG)	—	7	14	mA	
			IEE(PEAK) T1、T16	—	7	14	mA	
Hレベル入力電流 H-Level Input Current	VIN=VDD	$\overline{\text{CS}}, \text{CP}, \text{DA}$ RESET	IiH	-1.0	—	1.0	μA	
Lレベル入力電流 L-Level Input Current	VIN=0V		IiL	-1.0	—	1.0	μA	
輝度 Luminance	Ef = 4.1 Vac VDD = 3.3 Vdc fOSC = 2.0 MHz VFL = -30.0 Vdc Ek = 5.9 Vdc (Grid Duty=1/17.1) tp = 240 μs tb = 16 μs 		L(G.)	350 (102)	700 (204)	—	cd/m ² (ft-L)	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
			L()			—	cd/m ²	
輝度比 Luminance Ratio between Digits			$\frac{L_{\text{max}}}{L_{\text{min}}}$	—	—	2		


●機能表:Function Table

機能 Function	記号 Symbol	入力／出力 Input／Output	内容 Description
シフトクロック入力端子 Shift Clock Input	CP	入力 Input	CPの立ち上がりでシリアルデータがシフトします。 Serial data is shifted on the rising edge of CP
シリアルデータ入力 Serial Data Input	DA	入力 Input	LSB側より入力します。 Input from LSB.
チップセレクト入力端子 Chip Select Input	\overline{CS}	入力 Input	\overline{CS} をハイレベルにするとデータのシリアル転送が禁止されます。 Serial data transfer is disabled when CS pin is "H" level.
リセット入力端子 Reset Input	\overline{RESET}	入力 Input	RESETをローレベルにすると全ての機能を初期化します。 "Low" initializes all the functions. Initial status is as follows. <ul style="list-style-type: none"> Address of each RAM Address "00"H Data of each RAM Content is undefined. Display digit 16 digits Contrast adjustment 8/16 All lights ON or OFF OFF mode All outputs "LOW" level
発振用入力端子 Input for oscillation.	OSCI	入力 Input	発振用入力端子です。 Input Pin for oscillation.
発振用出力端子 Output for oscillation.	OSCO	出力 Output	発振用出力端子です。 Output Pin for oscillation.
ロジック電源端子 Logic Supply Pin	VDD	入力 Output	ロジック回路のための電源端子 Power Supply pin for Logic Circuit
ロジックグランド端子 Logic GND Pin	GND	入力 Input	ロジックのグランド GND for Logic Circuit
ドライバ電源端子 Driver Supply Pin	V_{FL}	入力 Input	蛍光表示管駆動のための電源端子 Vacuum Fluorescent Display driving voltage pin
フィラメント端子 Filament Pin	F1,F2	入力 Input	フィラメント電圧入力端子 Filament Voltage input
ノーピン No Pin	NP	—	NP部にはピンはありません。 There is no pin.
ノーエクステンド No Extend Pin	NX	—	ノーコネクションのピンです。 There is no connection.

Oscillation Circuit

An oscillation circuit may be constructed by connecting external Resistor (R1) and Capacitor (C1) between the oscillator pins -- OSCI and OSCO. The RC time constant depends on the value of VDD voltage used.

The target oscillation frequency is 2MHz. Please refer to the diagram below.




Power Supply Voltage	R1	C1
VDD = 3.3Vdc	3.3K Ω	39pF

Reset Circuit

For reset control, both input reset signal from microcontroller and external RC circuit can be available.

In case of power-on- reset circuit, resistor and capacitor are connected externally for resetting CIG.




Power Supply Voltage	R2	C2
VDD = 3.3Vdc	1.0K Ω	0.1 μ F

形名 Type No. 16-BD-08GINK


接続回路(例1)

Application circuit (1)



接続回路(例2)

Application circuit (2)



注1)本製品はICを含むデバイスです。ICの破壊モード(ショートモード)に対応する回路設計を推奨します。

Note1)This product is the device with built-in IC. The design of the PWB should be considered for the destructive mode (short mode) of IC.

Note2)Passive components relating oscillation and reset are required to be located as close as possible to VFD.


- R4: Current Limiting Resistor (470Ω)
- L1: Bead (Inductor) for improving ESD . . . CIC21J601NE (Maker :SEM) equivalent
- C4: Bypass Capacitor for High Voltage (0.1 μ F ,60V)
- C5: Bypass Capacitor for Logic Voltage (0.1 μ F)

形名 Type No. 16-BD-08GINK


● Timing condition

The timing condition for serial transfer is shown below.

. Data TIMING



. Output Timing



Timing Characteristics


Parameter	Symbol	VDD = 3.3 ± 10%
High Level Input Voltage	VIH	0.8 VDD
Low Level Input Voltage	VIL	0.2 VDD

Timing Condition

Item	Symbol	Condition	Min	Max	Unit
CP Cycle Time	f_c	—	—	1.0	MHz
CP Pulse Width	t_{CW}	—	300	—	ns
DA Setup Time	t_{DS}	—	300	—	ns
DA Hold Time	t_{DH}	—	300	—	ns
\overline{CS} Setup Time	t_{CSS}	—	300	—	ns
\overline{CS} Hold Time	t_{CSH}	$R1 = 3.3k\Omega, C1 = 39pF$	16	—	μs
\overline{CS} Wait Time	t_{CSW}	—	300	—	ns
Data Processing Time	t_{DOFF}	$R1 = 3.3k\Omega, C1 = 39pF$	8	—	μs
RESET Pulse Width	t_{WRSTB}	When RESET Signal is input from microcontroller etc. externally	300	—	ns
DA Wait Time	t_{RSOFF}	—	300	—	ns
All Output Slew Rate	t_R	$Cl=100pF, tR=20\% \text{ to } 80\%$	—	4.0	μs
	t_F	$Cl=100pF, tF=80\% \text{ to } 20\%$	—	4.0	μs
VDD Rise Time	t_{PRZ}	Mounted in the Unit	—	100	μs
VDD Off Time	t_{POF}	VDD=0V, Mounted in the Unit	5.0	—	ms

● RELATIONSHIP BETWEEN SEGMENT DRIVERS SGN AND ADN (ONE DIGIT)


The following diagram best describes the relationship between the Segment Drivers --SGn and ADn.



形名 Type No. 16-BD-08GINK

● DATA TRANSFER

The Display Control Command and the data are written by an 8-bit serial data transfer. Please refer to the Write Timing Diagram below.



Note: When data is written into the RAM (DCRAM, ADRAM, CGRAM) in a continuous manner, the address are automatically incremented. Therefore it is not necessary to specify the first byte of the 2nd and later bytes when writing the RAM data.

When the \overline{CS} pin is set to "LOW" level, data transfer operation is enabled. 8 bits of data are sequentially inputted into the DA Pin (LSB first). The shift register reads the data at the rising edge of generated and the data is written to each register and RAM. Thus, it is not necessary to input load signals externally.

When the \overline{CS} Pin is set to "HIGH" level, the data transfer operation is disabled. The data input when the \overline{CS} Pin changes from "HIGH" to "LOW" is recognized in 8-bit units.

形名 Type No. 16-BD-08GINK

● Commands

1. List of commands.

The following are the list of commands issued by PT6302. When data is written into the RAM (DCRAM, CGRAM, or ADRAM) in a continuous manner, the addresses are automatically incremented internally.

It is therefore not necessary to specify the first byte.

Table 1 shows the list of commands.

Table 1 Commands

NO.	Command	1st Byte								2nd Byte										
		LSB	B0	B1	B2	B3	B4	B5	B6	B7	MSB	LSB	B0	B1	B2	B3	B4	B5	B6	B7
1	DCRAM DATA WRITE	X0	X1	X2	X3	1	0	0	0	0	C0	C1	C2	C3	C4	C5	C6	C7		
2	CGRAM DATA WRITE	X0	X1	X2	*	0	1	0	0	0	C0	C5	C10	C15	C20	C25	C30	*	2nd Byte	
											C1	C6	C11	C16	C21	C26	C31	*	3rd Byte	
											C2	C7	C12	C17	C22	C27	C32	*	4th Byte	
											C3	C8	C13	C18	C23	C28	C33	*	5th Byte	
											C4	C9	C14	C19	C24	C29	C34	*	6th Byte	
3	ADRAM DATA WRITE	X0	X1	X2	X3	1	1	0	0	0	E0	E1	*	*	*	*	*	*	*	
4	GENERAL OUTPUT PORT SET	P1	P2	*	*	0	0	1	0	0										
5	DUTY SET OF DISPLAY	D0	D1	D2	*	1	0	1	0	0										
6	NO. OF DIGITS SET	K0	K1	K2	*	0	1	1	0	0										
7	ALL LIGHTS ON/OFF	L	H	*	*	1	1	1	0	0										

*: arbitrary

Xn: To set the address for RAM, n= 0 to 3

Cn: To set the CGRAM character code, n= 0 to 34

En: To set ON/OFF of AD1~AD2 outputs, n= 0 to 1

Dn: To set display duty, n= 0 to 2

Kn: To set the value for digits bit, n= 0 to 2

H: To set to all lights ON, H=1: all lights ON (all segments at H) H=0: normal lighting mode

L: To set to all lights OFF, L=1: all lights OFF (all segments at L) L=0: normal lighting mode

Pn: To set General output port status bit, n=0 to 1

The Test Mode is not a user function, but an IC internal function.

2 Description of commands

2.1 DCRAM data write command

The DCRAM (data control RAM) has a 5-bit address to store the character codes of the CGROM and the CGRAM. The character codes specified by the DCRAM are converted into the character pattern of 5x7 dot matrix via the CGROM or the CGRAM.

To write-in the DCRAM, specify the DCRAM address and write-in the character codes of the CGROM and the CGRAM. For the setting relationship of the DCRAM address to the display timing, refer to section 2.5, Display duty set command. The command format is

【Command Format】

	LSB						MSB
1st byte	B0	B1	B2	B3	B4	B5	B6 B7
(1st)	X0	X1	X2	X3	1	0	0 0

The DCRAM data write mode is selected and the DCRAM address is specified.

(Ex. The DCRAM address 0H is specified.)

	LSB						MSB
2nd byte	B0	B1	B2	B3	B4	B5	B6 B7
(2nd)	C0	C1	C2	C3	C4	C5	C6 C7

The CGROM and CGRAM character codes are specified. (The specified character codes are written into the DCRAM address 0H.)

●To continuously specify the CGROM and CGRAM character codes, specify character codes only as shown below. As the DCRAM addresses are automatically incremented, it is not necessary to specify the first byte. Addresses are specified from 00H to 13H incrementing 1 by 1. It is possible to continuously transfer up to 24 addresses.

	LSB						MSB
2nd byte	B0	B1	B2	B3	B4	B5	B6 B7
(3rd)	C0	C1	C2	C3	C4	C5	C6 C7

The CGROM and CGRAM character codes are specified.

(The data are written into the DCRAM address 1H.)

	LSB						MSB
2nd byte	B0	B1	B2	B3	B4	B5	B6 B7
(4th)	C0	C1	C2	C3	C4	C5	C6 C7

The CGROM and CGRAM character codes are specified.
(The data are written into the DCRAM address 2H.)

	LSB						MSB
2nd byte	B0	B1	B2	B3	B4	B5	B6 B7
(17th)	C0	C1	C2	C3	C4	C5	C6 C7

The CGROM and CGRAM character codes are specified.
(The data are written into the DCRAM address FH.)

	LSB						MSB
2nd byte	B0	B1	B2	B3	B4	B5	B6 B7
(18th)	C0	C1	C2	C3	C4	C5	C6 C7

The CGROM and CGRAM character codes are specified.
(The data are written into the DCRAM address 0H.)

X0(LSB)~X3(MSB): DCRAM address (5bit: 16 characters)

C0(LSB)~C7(MSB): CGROM and CGRAM codes (8bit: 256 characters)

Hex	X0	X1	X2	X3	Grid position
0	0	0	0	0	GR1
1	1	0	0	0	GR2
2	0	1	0	0	GR3
3	1	1	0	0	GR4
4	0	0	1	0	GR5
5	1	0	1	0	GR6
6	0	1	1	0	GR7
7	1	1	1	0	GR8
8	0	0	0	1	GR9
9	1	0	0	1	GR10
A	0	1	0	1	GR11
B	1	1	0	1	GR12
C	0	0	1	1	GR13
D	1	0	1	1	GR14
E	0	1	1	1	GR15
F	1	1	1	1	GR16

形名 Type No. 16-BD-08GINK

2.2 CGRAM data write command

The CGRAM (character generator RAM) has a 3-bit address to store character Patterns of 5x7 dot matrix. Character patterns stored in the CGRAM can be outputted by specifying the character code (address) of DGRAM. The CGRAM addresses are assigned from 00H

The CGRAM can be written-in by specifying its address.
The command format is shown below.

【Command Format】

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
1st byte (1st)	X0	X1	X2	*	0	1	0	0

The CGRAM data write command and the CGRAM address are specified. (Ex: The CGRAM address 00H is specified.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte (2nd)	C0	C5	C10	C15	C20	C25	C30	*

The data in the first row is specified.
(The data is written into the CGRAM address 00H.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
3rd byte (3rd)	C1	C6	C11	C16	C21	C26	C31	*

The data in the second row is specified.
(The data is written into the CGRAM address 00H.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
4th byte (4th)	C2	C7	C12	C17	C22	C27	C32	*

The data in the third row is specified.
(The data is written into the CGRAM address 00H.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
5th byte (5th)	C3	C8	C13	C18	C23	C28	C33	*

The data in the fourth row is specified.
(The data is written into the CGRAM address 00H.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
6th byte (6th)	C4	C9	C14	C19	C24	C29	C34	*

The data in the fifth row is specified.
(The data is written into the CGRAM address 00H.)

● To continuously specify character pattern data, specify the character pattern data only as shown below. As the DGRAM addresses are automatically incremented, it is not necessary to specify the first byte. The character pattern data of the 2nd to the 6th byte are considered as one data. The time between bytes tDOFF is 2us(min).

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte (7th)	C0	C5	C10	C15	C20	C25	C30	*

The data in the first row is specified.
(Written into the CGRAM address 01H.)

:

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
6th byte (11th)	C4	C9	C14	C19	C24	C29	C34	*

The data in the fifth row is specified.
(Written into the CGRAM address 01H.)

X0(LSB)~X2(MSB) : CGRAM address (3 bits: for 8 characters)

C0(LSB)~C34(MSB): character pattern data (35 bits: 35 outputs for a digit)

*: Don't Care

形名 Type No. 16-BD-08GINK

【Setting relationship of CGRAM Addresses】

HEX	X2	X1	X0	指定CGRAM
0	0	0	0	RAM00 (00H)
1	0	0	1	RAM01 (01H)
2	0	1	0	RAM02 (02H)
3	0	1	1	RAM03 (03H)
4	1	0	0	RAM04 (04H)
5	1	0	1	RAM05 (05H)
6	1	1	0	RAM06 (06H)
7	1	1	1	RAM07 (07H)

【Setting relationship CGRAM Outputs】

C0	C1	C2	C3	C4
C5	C6	C7	C8	C9
C10	C11	C12	C13	C14
C15	C16	C17	C18	C19
C20	C21	C22	C23	C24
C25	C26	C27	C28	C29
C30	C31	C32	C33	C34

- The setting relationship of CGRAM outputs may very depending of the VFD product.
- Refer to the individual specification.

形名 Type No. 16-BD-08GINK

2.3 ADRAM data write command

The ADRAM (Additional Data RAM) has a 5-bit address to store data.

The signal data specified by the ADRAM is directly outputted. The ADRAM stores up to 2 output patterns (AD1 to AD2) for each digit.

To write the ADRAM data, specify the ADRAM address before writing-in data.

Please refer to the Page8 anode connection for the position of set ADRAM address and display timing.

The command format is shown below.

【Command Format】

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
1st byte	X0	X1	X2	X3	1	1	0	0
(1st)								

To select the ADRAM data write and to specify the ADRAM address.
(Ex: To specify the ADRAM address 00H.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte	E0	E1	*	*	*	*	*	*
(2nd)								

To specify the signal data.
(Ex: To write-in the data to the ADRAM address 00H.)

● To continuously specify the signal data, specify the character codes only as shown below.
Since the ADRAM addresses are automatically incremented, it is not necessary to specify the 1st byte.

Addresses are specified from 00H to 13H incrementing 1 by 1.

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte	E0	E1	*	*	*	*	*	*
(3rd)								

To specify the signal data.
(The data is written into the ADRAM address 01H.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte	E0	E1	*	*	*	*	*	*
(4th)								

To specify the signal data.
(The data is written into the ADRAM address 02H.)

⋮

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte	E0	E1	*	*	*	*	*	*
(17th)								

To specify the signal data.
(The data is written into the ADRAM address FH.)

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
2nd byte	E0	E1	*	*	*	*	*	*
(18th)								

To specify the signal data.
(The data is written into the ADRAM address 00H.)

X0 (LSB) ~ X3 (MSB) : ADRAM address (4-bit)

E0 (LSB) ~ E1 (MSB) : Symbol data bits (2 symbol data per digit)

* : Don't Care

2.4 GENERAL OUTPUT PORT SET COMMAND

The General Output Port Set Command is used to specify the general output port status. The general output port is used to control other input / output devices as well as turn on the LED Display. When the general output port is set to "HIGH", the output is equivalent to the VDD voltage. When the general output port is set to "LOW" Level, the output becomes ground potential. The command form is given below.

【Command Format】

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
1st byte	P1	P2	*	*	0	0	1	0
(1st)								

A General Output Port is selected and the output status is specified.

Where :

1. P1 , P2 : General output port
2. * : Don't Care

The following table shows the data setting in relation to the Status of the General Output Port.

P1	P2	General Output Port Display Status
0	0	P1 = "LOW", P2= "LOW" (see Note)
1	0	P1 = "HIGH", P2= "LOW"
0	1	P1 = "LOW", P2= "HIGH"
1	1	P1 = "HIGH", P2= "HIGH"

NOTE: The state when the power is applied or when $\overline{\text{RESET}}$ is inputted.

2.5 Display duty set command

The display duty command sets is used to write the 'display duty value to the duty cycle register. Using a 3-bit data, the display duty adjusts the contrast in 8 stages. When the power is turned ON or when the RSTB signals is inputted, the duty cycle register value is set to "0". It is advisable to always execute this command before turning on the display, after which the desired duty value may be set. The command format is given below.

【Command Format】

	LSB					MSB			
	B0	B1	B2	B3	B4	B5	B6	B7	
1st byte	D0	D1	D2	*	1	0	1	0	
(1st)									

To select the display duty set.

where:

1. D0(LSB) to D2 (MSB) : Display duty data bits (8 stages)
2. *: Don't Care

The Relationship between the Setup Data and the Controlled GRID Duty is given in the table below:

Hex	D2	D1	D0	Grid Duty
0	0	0	0	8/16
1	0	0	1	9/16
2	0	1	0	10/16
3	0	1	1	11/16
4	1	0	0	12/16
5	1	0	1	13/16
6	1	1	0	14/16
7	1	1	1	15/16

The state when the Power is turned ON or when the RESET signal is inputted.

2.6 NUMBER OF DIGITS SET COMMAND

The Number of Digits Set Command is used to write the number of display digits into the display digit register. Using a 3-bit data, the Number of Digits Set Command can display 9 to 16 digits. When the power is turned ON or when the RSTB signals is inputted, the value is set to "0". It is advisable to always execute this command before the turning on the display. The command format is given below.

【Command Format】

	LSB				MSB			
	B0	B1	B2	B3	B4	B5	B6	B7
1st byte (1st)	K0	K1	K2	*	0	1	1	0

The Number of Digits Set Mode is selected and the number of digit value is specified.

The table below shows the relationship between the setup data and controlled GR.

Hex	K2	K1	K0	Number of Digits of GR
0	0	0	0	GR1~GR16
1	0	0	1	GR1~GR9
2	0	1	0	GR1~GR10
3	0	1	1	GR1~GR11
4	1	0	0	GR1~GR12
5	1	0	1	GR1~GR13
6	1	1	0	GR1~GR14
7	1	1	1	GR1~GR15

← The state when the power is turned ON or when the RESET signal is inputted.

2.7 Display light ON/OFF set command

The display light ON/OFF set command are used to turn on all the display lights or turn them off. The all display lights OFF mode is mainly used for blinking or protecting the display from any misoperation to be caused when the power is supplied. The command format is shown below.

【Command Format】

LSB

MSB

1st byte
(1st)

B0	B1	B2	B3	B4	B5	B6	B7
L	H	*	*	1	1	1	0

To select the all display light ON/OFF and
specify operation.

L,H : display operation data.

* : Don't Care.

●Set value and display status

L	H	Display status
0	0	Normal operation
1	0	All display lights OFF
0	1	All display lights ON
1	1	All display lights ON

The state when the power is applied or when the
RESET signal is inputted.

All Display Light ON Mode has the first priority.

2.8 CGROM codes


MSB LSB		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	RAM0	一		0	0	P		P		0	3	0	*	0	0	0	0
0001	RAM1	ア	!	1	A	Q	a	q	チ	ム	i	士	0	0	0	0	0
0010	RAM2	イ	"	2	B	R	b	r	ツ	メ	0	2	0	0	0	0	0
0011	RAM3	ウ	#	3	C	S	c	s	テ	モ	モ	0	0	0	0	0	0
0100	RAM4	エ	\$	4	D	T	d	t	ト	ナ			0	0	0	0	0
0101	RAM5	オ	%	5	E	U	e	u	ナ	1	羊	山	0	0	0	0	0
0110	RAM6	カ	&	6	F	V	f	v	ニ	ヨ	!	0	0	0	0	0	0
0111	RAM7	キ	'	7	G	W	g	w	ヌ	ウ	0		0	0	0	0	0
1000		ク	0	8	H	X	h	x	ネ	リ	ル	十	0	0	0	0	0
1001		ケ	1	9	I	Y	i	y	ノ	ル	0	!	0	0	0	0	0
1010		コ	2	:	J	Z	j	z	ハ	ル	0	0	0	0	0	0	0
1011		カ	サ	+	:	K	C	k	c	ヒ	0	*	*	0	0	0	0
1100		キ	シ	.	<	L	\	1	1	コ	コ	コ	4	0	0	0	0
1101		ク	ス	-	=	M	I	m	ノ	ノ	0	0	0	0	0	0	0
1110		コ	セ	.	>	N	^	n	ノ	市	"	0	0	0	0	0	0
1111		ク	リ	/	?	0	L	0	0	0	0	0	0	0	0	0	0

形名 Type No. 16-BD-08GINK

● Flowchart of Commands

1.SETTING FLOWCHART


(Power applying included)



形名 Type No. 16-BD-08GINK

● **Flowchart of Commands**

2.RECOMMENDED SOFTWARE FOLWCHART




Note:

1.Display light active mode.(ex. 0111XX00B)





2.Test mode off (ex. 1000X000B)

● Flowchart of Commands

3.Power-off Flowchart



形名 Type No. 16-BD-08GINK



LEAD DETAILS

LEAD FREE SOLDER

(unit in mm)

16-BD-08GINK

OUTER DIMENSION

PIN CONNECTION

[illegible]


NOTE 1) F1, F2 --- Filament

- | | | |
|-----|-------------------------------------|----------------------------------|
| 1) | F1, F2 | --- Filament |
| 2) | NP | --- No pin |
| 3) | NX | --- No extend pin |
| 4) | DL | --- Datum Line |
| 5) | VFL | --- VFD Driving Voltage sink pin |
| 6) | GND | --- GND pin |
| 7) | OSC1 | --- Input Pin for oscillation |
| 8) | OSC0 | --- Output Pin for oscillation |
| 9) | <u>RESET</u> | --- Reset Input |
| 10) | CS | --- Chip Select Input pin |
| 11) | CP | --- Shift Register Clock |
| 12) | DA | --- Serial Data Input |
| 13) | VDD | --- Logic Voltage Supply pin |
| 14) | Solder composition is Sn-3Ag-0.5Cu. | |

16-BD-08G INK
OUTER DIMENSION


PATTERN DETAIL

84.5



COLOR OF ILLUMINATION


Green (G. $x=0.24, y=0.41$) - - - - A00 graphics.



(unit in mm)

16-BD-08GINK
PATTERN DETAIL
COLOR OF ILLUMINATION

GRID ASSIGNMENT



1-1	2-1	3-1	4-1	5-1
1-2	2-2	3-2	4-2	5-2
1-3	2-3	3-3	4-3	5-3
1-4	2-4	3-4	4-4	5-4
1-5	2-5	3-5	4-5	5-5
1-6	2-6	3-6	4-6	5-6
1-7	2-7	3-7	4-7	5-7

(1G~16G)

16-BD-08GINK
GRID ASSIGNMENT

ANODE CONNECTION

	1G~16G
C0	1-1
C1	2-1
C2	3-1
C3	4-1
C4	5-1
C5	1-2
C6	2-2
C7	3-2
C8	4-2
C9	5-2
C10	1-3
C11	2-3
C12	3-3
C13	4-3
C14	5-3
C15	1-4
C16	2-4
C17	3-4
C18	4-4
C19	5-4
C20	1-5
C21	2-5
C22	3-5
C23	4-5
C24	5-5
C25	1-6
C26	2-6
C27	3-6
C28	4-6
C29	5-6
C30	1-7
C31	2-7
C32	3-7
C33	4-7
C34	5-7

16-BD-08GINK
ANODE CONNECTION

Vacuum Fluorescent Display Quality Inspection Standard


蛍光表示管品質判定基準

General 一般

This standard should be adapted to the VFD quality inspection.

本仕様書は蛍光表示管の品質検査規格に適用される。

Inspection Condition 検査条件

Item	Condition
①VFD Operating Condition. VFD 駆動条件	Typ. Recommended Condition 推奨TYP. 駆動条件
②Inspection Aide 検査付帯条件	The inspection is to be performed with Futaba standard filter* ¹ or a applicable customer's filter and unaided eyes from 30cm distance under brightness of 90-110 lx. Futaba標準フィルター* ¹ または顧客指定フィルターを通して30cmの距離から、90-110 lx の周囲照度にて、目視判定する。
③Defect Point Definition 不良点の測定方法	 $\phi S = \frac{a + b}{2}$

Limit sample should be provided upon mutual agreement by both parties when necessary.
限度見本は必要に応じ、両者協議の上設定するものとする。

Note *1




Futaba standard filter

双葉標準フィルター

Standard filter 標準フィルター	Type No. 型名	Manufacturer メーカー	Application 用途				
			Automotive 車載	Home Appliance 民生			
				Office machine 事務機	Consumer 家電用	Audio 音響	VTR
Gray smoke グレイスモーク	#530	MITSUBISHI RAYON 三菱レーヨン製	○	○	○		
Wine red ワインレッド	PZ-1123-R	DIA TEC (株)ダイヤテック製				○	○


形名 Type No. 16-BD-08GINK

Individual Quality Standard 個別品質基準

Item 項目	Phenomena 現象	Criterion 判定基準
① Foreign Particles・ Black Spot・ Printing Error 異物・黒点・ 印刷不良	Spots(Black spot)on the lighted segment due to dirt or dust. セグメントの斑点状の発光ムラ(黒点)。 	1.A black spot of over $\Phi 0.3\text{mm}$ is counted as defected point. $s = \Phi 0.3\text{mm}$ を超える物は不良とする。 2.In case of spot size is over $\Phi 0.2\text{mm}$,less than 0.3mm ,one spot on the same segment, or maximum 3 spots in a display is to be allowed. $\Phi 0.2\text{mm}$ 以上 $\Phi 0.3\text{mm}$ 以下は、セグメントに1箇所まで、全セグメントに3箇所までを良品とする。 3.A spot of less than $\Phi 0.2\text{mm}$ should not be counted as defect point. $\Phi 0.2\text{mm}$ 未満の物は個数に拘わらず良品とする。
② Irregularity of segment shape by printing error. セグメント凹凸・ 印刷不良	Partial irregularity on a segment. セグメント形状の部分的凹凸 	1.Acceptable size of irregularities with respect to the segment width(L). セグメント幅(L)に対する凹凸の許容寸法。 $a = 0.3\text{mm max.}$, $b = 0.3\text{mm max.}$, acceptable. $a = 0.3\text{mm}$ 以下、 $b = 0.3\text{mm}$ 以下を良品とする。 2.In case of the (L) below 0.5mm wide,the acceptable irregularities is $a = 1/2\text{max.}$ of the segment width(L). 尚、セグメント幅(L)が 0.5mm 以下の場合、 $a \leq 1/2L$ を良品とする。
③ Uneven luminance 輝度ムラ	Partial dark area on the lighted segment. 発光面の部分的な輝度差	No significant irregularity of luminance is acceptable. 著しい物は無き事。
④ Shaded Segment 字力ケ	Shaded area appeared on the edge of segments セグメント端部の半影 	1.Shaded Segments up to $1/3$ of the segment width are accepted. セグメント幅(L)の $1/3$ までを良品とする。 2.In case of a segment below 0.5mm wide, the acceptable shaded segment should be up to $1/2$ of the segment width. 但し、 $L \leq 0.5\text{mm}$ の場合は、 $1/2$ 迄を良品とする。
⑤ Extra lighting モレ発光	Undesirable lighting area or points, a star dust or a bright spot due like to extra phosphor particle. 発光パターン以外への蛍光体付着 による星屑状、輝点状の不要発光	Extra lighting which can be clearly observed through the specified filter should be judged as a defect. 指定フィルターを通して不要発光のはっきり判る物を不良とする。
⑥ Scratch/Stain on/in glass ガラス傷・汚れ	A scratch,dent,or foreign particles such as stain,attached on the surface or the inside of the front glass. フロントガラス内面・表面のガラス面の傷、 シミ等の異物付着	1.Scratch which can be clearly observed through the specified filter should be judged as defect. 指定フィルターを通して傷のはっきり判る物を不良とする。 2.The criterion for the dent and foreign particle are the same as the specified in ①. 打痕状の傷、異物等は、①頁と同等判定とする。
⑦ Chip on the front glass and base plate ガラス欠け	For chip on the front glass and base plate,refer to the next page. ガラス欠けについては、次頁参照	Refer to the next page. 次頁参照

形名 Type No. 16-BD-08GINK

Criterion for the glass chip on the front glass or the base plate.

Definition 定義	Judgment Criterion 判定基準															
<p>Black frame 黒枠</p>  <p>Black frame 黒枠</p> <p>Front or base plate フロント又は基板</p> <p>Sealed area 封着部</p> <p>Side glass サイド板</p> <p>a : depth of chipping 欠けの奥行き寸法</p> <p>b : length of chipping 欠けの長さ寸法</p> <p>c : chipping size in relation to thickness of the side glass. サイド板厚に対する欠け寸法</p> <p>L : package width (length wide) パッケージ幅 (長辺方向)</p>	<p>1) Chipping size Spec. 欠けの寸法規格(mm)</p> <table><tr><th></th><th>VFD:a</th><th>FLVFD:a</th><th>b</th><th>c</th></tr><tr><td>$L \leq 100$</td><td>within the black frame 黒枠以内</td><td>3.0max.</td><td>10max.</td><td>1/3max.</td></tr><tr><td>$L > 100$</td><td>within the black frame 黒枠以内</td><td>3.5max.</td><td>15max.</td><td>1/3max.</td></tr></table> <p>VFD : vacuum fluorescent display 蛍光表示管</p> <p>FLVFD :Front Luminous Vacuum Fluorescent Display 前面発光型蛍光表示管</p> <p>2) A chip with "a" less than 1mm should not be counted as defect point. a寸法が1mm未満の場合は欠点としない。</p> <p>3) A chip area covered with sealing cement should not be counted as defect point. 封着前の欠けは、欠けの中に封着セメントが流入していれば欠点としない。</p> <p>4) Up to 3 chips within this specification in a same display to be allowed. 表示管全体で規格内の欠け数は3ヶまで良品とする。</p>		VFD:a	FLVFD:a	b	c	$L \leq 100$	within the black frame 黒枠以内	3.0max.	10max.	1/3max.	$L > 100$	within the black frame 黒枠以内	3.5max.	15max.	1/3max.
	VFD:a	FLVFD:a	b	c												
$L \leq 100$	within the black frame 黒枠以内	3.0max.	10max.	1/3max.												
$L > 100$	within the black frame 黒枠以内	3.5max.	15max.	1/3max.												

形名 Type No. 16-BD-08GINK