CMOS HIGH SPEED GATE ARRAY

■DESCRIPTION

The SLA7000 Series consists of a group of 6 CMOS gate arrays with gate counts from 1,632 to 16,250 gates. The series is fabricated utilizing our 1.5 micron high speed CMOS silicon gate technology to achieve propagation delays of 1.0ns for the internal gates. All I/O buffers are TTL and CMOS compatible which makes this series an ideal choice for replacing existing discrete logic as well as for new designs requiring very high speed and/or high gate counts.

FEATURES

- Very high speed silicon gate CMOS technology
- ●TTL and CMOS I/O compatible
- High output drivercapability
- ●Gate densities from 1,632 to 16,250 gates
- "Hard" MSI macrocells for superior AC performance
- ◆Cell libraries, software, and documentation available for IBM[®] PC compatibles with Future Net or OrCAD and Daisy and Mentor systems

IBM® is a registered trade mark of International Business Machines.

■SLA7000 SERIES

| Series Parameter | | SLA7160 | SLA7220 | SLA7340 | SLA7490 | SLA7620 | SLA7800 | SLA790S*3 | | | |
|---------------------------------|------------------------|---------|---|----------------------------|------------------------------------|----------------|---------|-----------|--|--|--|
| Gates (2-input NAND) | | 1,632 | 2,232 | 3,432 | 4.900 | 6,210 | 8.000 | 16.250 | | | |
| Tech | nology | | SILICON | I GATE CMO | S 2 LAYER N | 1ETALLIZATIO | ON | | | | |
| 1/0 | level | | | | TTL, CMOS | | | • | | | |
| | Internal gate | | SILICON GATE CMOS 2 LAYER METALLIZATION TTL, CMOS 1.0ns tp_LH = 1.9ns, tp_HL = 3.4ns tp_LH = 5.5ns, tp_HL = 4.7ns, C_L = 30pF 0 82 104 128 150 170 | • | | | | | | | |
| Delay time | *1, *2 Input buffer | | | tp _{LH} = 1 . 9ns | s, tp _{HL} = 3 .4n | s | | - | | | |
| | Output buffer | | $tp_{LH} = 5.5$ ns, $tp_{HL} = 4.7$ ns, $C_L = 30$ pF | | | | | | | | |
| Total ports for I/O | | 70 | 82 | 104 | 128 | 150 | 170 | 188 | | | |
| Total ports for Power/GND (Max) | | 8 | 8 | 8 | 8 | 8 | 8 | 8 | | | |
| Output mode | | | N | ormal, Open- | drain, 3 -state | , Bi-direction | al | | | | |

- *1 Typical fanout of 2, 1mm of interconnect.
- *2 Standard I/O cell.
- *3 Sea of Gates (approx 8K usable gates.)

MADSOLUTE MAXIMUM RATINGS $(V_{SS} = 0V)$ Unit Parameter Symbol Ratings -0.3 to 7.0٧ Supply voltage V_{DD} ٧ Vı -0.3 to $V_{DD}+0.3$ Input voltage Output voltage Vo -0.3 to $V_{DD} + 0.3$ ٧

-65 to 150

-1

C

٧ μΑ

0.8

1

■RECOMMENDED OPERATING CONDITIONS

 T_{stg}

 V_{IL}

 I_{LI}

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|-----------------------|-----------------|------------|------|------|------|------|
| Supply voltage | V _{DD} | A.M. | 4.75 | 5.00 | 5.25 | V |
| Operating temperature | Topr | _ | 0 | _ | 70 | °C |

■ELECTRICAL CHARACTERISTICS

Storage temperature

| ELECTRICAL CHARACTERISTICS | | | | | $(V_{DD} = 5V \cdot 5\%, Ta = 0 \text{ to } 70^{\circ}C$ | | | |
|----------------------------|-----------------|-------------------------------------|-----|-----|--|------|--|--|
| Parameter | Symbol | Conditions | Min | Тур | Max | Unit | | |
| Supply current | I _{DD} | Standby | | 2 | | μA | | |
| High level output voltage | V _{OH} | $V_{DD} = 4.75V$ $I_{OH} = -6mA$ | 2.4 | | _ | ٧ | | |
| Low level output voltage | V _{OL} | $V_{DD} = 4.75V$ $I_{OL} = 6mA$ | . — | _ | 0.4 | ٧ | | |
| High level input voltage | V _{IH} | V _{DD} = 5.25V | 2.0 | ! | - | V | | |

 $V_{DD} = 4.75V$

Input leakage current ■PACKAGE TYPES


Low level input voltage

| Package Type | No.of Pins | Code | 7160 | 7220 | 7340 | 7490 | 7620 | 7800 | 7905 |
|--------------------|------------|--------|------|----------|------|------|----------|-------|-------|
| No. of Pads | | | 78 | 90 | 112 | 136 | 158 | 178 | 178 |
| No. of Gross Gates | | | 1632 | 2232 | 3432 | 4900 | 6210 | 11040 | 13500 |
| | 22 | C22 | Α | | | | | | |
| | 24 | C24 | A* | | | | | | |
| Plastic DIP | 28 | C28 | A* | A* | | | | | |
| | 40 | C40 | A* | A* | A* | A* | | | |
| | 42 | C42 | A* | A* | | | | | |
| Plastic Shrink DIP | 64 | S64 | A* | A* | A* | | | | |
| | 44 | F44-6 | A* | (A) | | | | | |
| | 52 | F52-6 | A* | | | | <u> </u> | | |
| | 60 | F60-6 | Α | _A* | Α | Α | Α | | |
| | 60 | F60-5 | A* | (A) | A* | (A*) | (A) | | |
| Plastic QFP | 80 | F80-5 | A* | A* | A* | A* | A* | | |
| | 100 | F100-5 | A* | Α* | A* | A* | A* | F | |
| | 120 | F120-8 | | | A* | A⁺ | A* | (A) | |
| | 128 | F128-8 | | | A* | A* | A* | A* | A* |
| | 128 | F128-5 | | | [| | | | |
| | 144 | F144-8 | | | | A* | A* | A* | A* |
| | 160 | F160-8 | | | | Α* | A* | A* | A* |
| | 196 | F196-9 | | | | | | (A) | (A) |
| Plastic SOP | 24 | M24-2 | Α | | | | | | |
| | 28 | M28-2 | A* | (A) | | | 1 | | |
| Plastic PGA | 89 | G89 | | (A) | (A) | Α | (A) | | |
| | 132 | G132 | | <u> </u> | (A) | Α | (A) | (A) | (A) |
| | 176 | G176 | | | | İ | | A | A |
| PLCC | 44 | J44 | A* | | | (A) | (A) | 1 | |
| | 68 | J68 | A* | A* | A* | A* | A* | | |
| | 84 | J84 | (A) | A* | A* | A* | A* | A* | Α* |
| Ceramic PGA | 72 | P72 | 1, | 1 | A* | A* | A* | | |
| | 132 | P132 | | A* | A* | A* | Α* | A* | A* |


A: Available Now (A): Lead Frame Currently Not Available *: Pin Pad Table Exists F: Currently Not Available

EPERFORMANCE CURVES


Output Current



$ullet t_{pd},\ t_r,\ t_f - C_L$



●Delay Time



MIGATE ARRAY DESIGN FLOW

