ZHCS323B -MAY 2011-REVISED SEPTEMBER 2012

2V_{RMS} DirectPath™, 具有 32 位、384kHz 脉冲编码调制 (PCM) 接口的 112/106/100dB 音频立体声数模转换器 (DAC)

查询样品: PCM5100, PCM5101, PCM5102

特性

- 市场领先的低带外噪声
- 可选数字滤波器延迟与性能
- 无需隔离直流电流的电容器
- 集成的负电荷泵
- 用于采样率变化或者时钟停止的内部无爆音控制
- 智能静噪系统;针对带有无爆音操作 120dB 静噪信噪比 (SNR)的软上升或下降斜波和模拟静噪。
- 具有对于内部生成 SCK 的 BCK 参考的集成高性能 音频锁相环路 (PLL)
- 小型20 引脚 TSSOP封装

典型性能(电源为 3.3V 时)

× 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1						
参数	PCM5102/PCM5101/PCM5100					
SNR	112/106/100dB					
动态范围	112 / 106 / 100dB					
总谐波失真 (THD)+N @ - 1dBFS	-93/-92/-90dB					
满刻度输出:	2.1V _{RMS} (GND 中心)					
正常 8x 过度采样数字滤波器延迟	: 20/f _S					
低延迟 8x 过度采样数字滤波器延	迟 : 3.5/f_S					
采样频率 8kHz 至 384kHz						
系统时钟倍乘器 (f _{SCK}): 64, 128, 1024, 1152, 1536, 2048, 3	192, 256, 384, 512, 768, 072; 高达 50MHz					




图 1. PCM510x 功能方框图

其它关键特性

- 接受 16, 24, 和 32 位音频数据
- PCM 数据样式: I²S, 左对齐
- 当 LRCK 和 BCK 被置为无效时,自动进入省电模式
- 3.3V 故障安全低压 CMOS (LVCMOS) 数字输入
- 硬件配置

- 单电源运行:
 - 3.3V 模拟, 3.3V 数字
- 集成加电复位

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

System Two Cascade, Audio Precision are trademarks of Audio Precision. DirectPath is a trademark of Texas. Instruments. Inc..





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

应用范围

- A/V 接收器
- DVD, BD 播放器
- HDTV 接收器
- 需要 2V_{RMS} 音频输出的应用

说明

此PCM510x器件是单片 CMOS 集成电路系列产品,它包括一个立体声数模转换器和采用薄型小外形尺寸 (TSSOP) 封装的附加支持电路。 PCM510x使用 TI 的高级分段 DAC 架构的最新一代产品来实现出色的动态性能并提升了对于时钟抖动的耐受度。

PCM510x 提供了 2.1V_{RMS} 接地中心输出,使得设计人员能够去除输出上的隔直电容器,以及与单电源线路驱动器相关的外部静噪电路。

集成的线路驱动器通过支持低至 $1k\Omega$ 的负载从而在性能上超过所有其它基于电荷泵的线路驱动器。 通过支持低至 $1k\Omega$ 的负载,PCM510x实际能够驱动多达 10 个并行产品,诸如 LCD TV,DVDR,AV 接收器和其它器件。

器件上集成的 PLL 免除了对于系统时钟(通常称为主时钟)的需要,从而实现一个 3 线制 I²C 连接并减少了系统电磁干扰 (EMI)。

智能时钟误差和功率感应欠压保护利用一个两级静噪系统实现无爆音性能。 发生时钟误差或者系统电源故障时,器件减弱数字数据(或者已知最后的正确数据),然后将模拟电路静噪。

PCM510x系列产品提供比现有 DAC 技术最多低 20dB 的带外噪声,减少了下行放大器 / ADC 中的 EMI 和失真。(从一直使用的传统 100kHz 噪声倍频带 (OBN) 测量到 3MHz 测量)

PCM510x 接受具有 16 至 32 位数据的工业标准音频数据格式。 支持高达 384kHz 的采样率。

Table 1. PCM510x器件之间的差异

部件号	动态范围	SNR	THD
PCM5102	112dB	112dB	-93dB
PCM5101	106dB	106dB	-92dB
PCM5100	100dB	100dB	-90dB





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION

TERMINAL FUNCTIONS, PCM510x




Table 2. TERMINAL FUNCTIONS, PCM510x

TERMINAL			
NAME	NO.	1/0	DESCRIPTION
CPVDD	1	_	Charge pump power supply, 3.3V
CAPP	2	0	Charge pump flying capacitor terminal for positive rail
CPGND	3	_	Charge pump ground
CAPM	4	0	Charge pump flying capacitor terminal for negative rail
VNEG	5	0	Negative charge pump rail terminal for decoupling, -3.3V
OUTL	6	0	Analog output from DAC left channel
OUTR	7	0	Analog output from DAC right channel
AVDD	8	-	Analog power supply, 3.3V
AGND	9	_	Analog ground
DEMP	10	I	De-emphasis control for 44.1kHz sampling rate (1): Off (Low) / On (High)
FLT	11	I	Filter select : Normal latency (Low) / Low latency (High)
SCK	12	I	System clock input ⁽¹⁾
BCK	13	I	Audio data bit clock input ⁽¹⁾
DIN	14	- 1	Audio data input ⁽¹⁾
LRCK	15	I	Audio data word clock input ⁽¹⁾
FMT	16	I	Audio format selection: I ² S (Low) / Left justified (High)
XSMT	17	I	Soft mute control ⁽¹⁾ : Soft mute (Low) / soft un-mute (High)
LDOO	18	_	Internal logic supply rail terminal for decoupling
DGND	19	_	Digital ground
DVDD	20	_	Digital power supply, 3.3V

(1) Failsafe LVCMOS Schmitt trigger input



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
Supply Voltage	AVDD, CPVDD, DVDD	-0.3 to 3.9	
Digital Input Voltage		-0.3 to 3.9	V
Analog Input Voltage		-0.3 to 3.9	
Operating Temperatu	re Range	-25 to 85	°C
Storage Temperature	Range	-65 to 150	10

THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
θ_{JA}	Theta JA	High K		91.2		
ΨЈТ	Psi JT			1.0		
ΨЈВ	Psi JB			41.5		°C/W
θ_{JC}	Theta JC	Тор		25.3		
θ_{JB}	Theta JB			42.0		

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = 25$ °C, $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3$ V, $f_S = 48$ kHz, system clock = 512 f_S and 24-bit data unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		16	Bits		
Data Fo	ormat (PCM Mode)					
	Audio data interface format		I ² S, left justified			
	Audio data bit length		16, 24, 32-bit accepta	ble		
	Audio data format		MSB First, 2's Comple	ement		
f _S ⁽¹⁾	Sampling frequency		8		384	kHz
	System clock frequency		64, 128, 192, 256, 38 3072 f _{SCK} , up to 50Mhz	4, 512, 768, 102	4, 1152, 1536	6, 2048, or
Digital I	Input/Output					
	Logic Family: 3.3V LVCMO	S compatible				
V _{IH}			0.7×DV _{DD}			.,
V _{IL}	Input logic level				0.3×DV _{DD}	V
I _{IH}		$V_{IN} = V_{DD}$			10	
I _{IL}	Input logic current	$V_{IN} = 0V$			-10	μA
V _{OH}	Outside level	I _{OH} = -4mA	0.8×DV _{DD}			
V _{OL}	Output logic level	I _{OL} = 4mA			0.22×DV _{DD}	V

⁽¹⁾ One sample time si defined as the reciprocal of the sampling frequency. $1t_S = 1/f_S$



ELECTRICAL CHARACTERISTICS (continued)

All specifications at $T_A = 25$ °C, $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3$ V, $f_S = 48$ kHz, system clock = 512 f_S and 24-bit data unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dynan	nic Performance (PCM Mode) ⁽²⁾⁽³⁾	(Values shown for three devices	PCM5102/PCM5	101/PCM5100)		
		f _S = 48kHz		-93/-92/-90	-83/ -82/ -80	
	THD+N at -1 dBFS ⁽³⁾	f _S = 96kHz		-93/-92/-90		
		$f_S = 192kHz$		-93/-92/-90		
	Dynamic range ⁽³⁾	EIAJ, A-weighted, f _S = 48kHz	106/ 100/ 95	112/106/100		
		EIAJ, A-weighted, f _S = 96kHz		112/106/100		
		EIAJ, A-weighted, f _S = 192kHz		112/106/100		
	Signal-to-noise ratio (3)	EIAJ, A-weighted, f _S = 48kHz		112/106/100		dB
		EIAJ, A-weighted, f _S = 96kHz		112/106/100		
		EIAJ, A-weighted, f _S = 192kHz		112/106/100		
	Signal to noise ratio with analog mute ⁽³⁾⁽⁴⁾	EIAJ, A-weighted, f _S = 48kHz	113	123		
	analog mute ⁽³⁾⁽⁴⁾	EIAJ, A-weighted, f _S = 96kHz		123		
		EIAJ, A-weighted, f _S = 192kHz		123		
	Channel Separation	f _S = 48 kHz	100/ 95/ 90	109/103/97		
		f _S = 96kHz		109/103/97		
		f _S = 192kHz		109/103/97		
Analog	g Output					
	Output voltage			2.1		V_{RMS}
	Gain error		-6	±2.0	6	% of FSR
	Gain mismatch, channel-to- channel		-6	±2.0	6	% of FSR
	Bipolar zero error	At bipolar zero	-5	±1.0	5	mV
	Load impedance		1			kΩ
Filter (Characteristics-1: Normal					
	Pass band				0.45f _S	
	Stop band		0.55f _S			
	Stop band attenuation		-60			
	Pass-band ripple				±0.02	dB
	Delay time			20/f _S		S
Filter (Characteristics-2: Low Latency					
	Pass band				0.47f _S	
	Stop band		0.55f _S			
	Stop band attenuation		- 52			
	Pass-band ripple				±0.0001	dB
	Delay time			3.5/f _S		S

 ⁽²⁾ Filter condition: THD+N: 20Hz HPF, 20kHz AES17 LPF Dynamic range: 20Hz HPF, 20kHz AES17 LPF, A-weighted Signal-to-noise ratio: 20Hz HPF, 20kHz AES17 LPF, A-weighted Channel separation: 20Hz HPF, 20kHz AES17 LPF Analog performance specifications are measured using the System Two Cascade™ audio measurement system by Audio Precision™ in the RMS mode.
 (3) Output loads is 10kΩ, with 470Ω output resistor and a 2.2nF shunt capacitor (see recommended output filter).

⁽⁴⁾ Assert XSMT or both L-ch and R-ch PCM data are BPZ



ELECTRICAL CHARACTERISTICS (continued)

All specifications at $T_A = 25$ °C, $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3V$, $f_S = 48$ kHz, system clock = 512 f_S and 24-bit data unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power S	upply Requirements				·	
DV_DD	Digital supply voltage	Target DV _{DD} = 3.3V	3.0	3.3	3.6	
AV _{DD}	Analog supply voltage		3.0	3.3	3.6	VDC
CPV _{DD}	Charge-pump suply voltage		3.0	3.3	3.6	
		f _S = 48kHz		7	12	
I_{DD}	DV _{DD} supply current at 3.3V ⁽⁵⁾	f _S = 96kHz		8		mA
		f _S = 192kHz		9		
		f _S = 48kHz		8	13	
I_{DD}	DV _{DD} supply current at 3.3V ⁽⁶⁾	f _S = 96kHz		9		mA
		f _S = 192kHz		10		
I _{DD}	DV _{DD} supply current at 3.3V ⁽⁷⁾			0.5	0.8	mA
	AV _{DD} / CPV _{DD} Supply Current ⁽⁵⁾	f _S = 48kHz		11	16	mA
I _{CC}		f _S = 96kHz		11		
cc		f _S = 192kHz		11		
		f _S = 48kHz		22	32	
I _{CC}	AV _{DD} / CPV _{DD} Supply Current ⁽⁶⁾	f _S = 96kHz		22		mA
	Guiterit	f _S = 192kHz		22		
I _{CC}	AV _{DD} / CPV _{DD} Supply Current ⁽⁷⁾	f _S = n/a		0.2	0.4	mA
		f _S = 48kHz		59.4	92.4	
	Power Dissipation, DV _{DD} = 3.3V ⁽⁵⁾	f _S = 96kHz		62.7		mW
	3.3 V	f _S = 192kHz		66.0		
		f _S = 48kHz		99.0	148.5	
	Power Dissipation, DV _{DD} = 3.3V ⁽⁶⁾	f _S = 96kHz		102.3		mW
	0.0 v	f _S = 192kHz		105.6		
	Power Dissipation, DV _{DD} = 3.3V ⁽⁷⁾	f _S = n/a (Power Down Mode)		2.3	4.0	mW

⁽⁵⁾ Input is Bipolar Zero data.(6) Input is 1kHz -1dBFS data(7) Power Down Mode



TYPICAL CHARACTERISTICS

All specifications at $T_A = 25$ °C, $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3V$, $f_S = 48$ kHz, system clock = 512 f_S and 24-bit data unless otherwise noted.






Figure 3.

PCM5102 THD+N






Figure 4.




TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = 25$ °C, $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3$ V, $f_S = 48$ kHz, system clock = 512 f_S and 24-bit data unless otherwise noted.












TYPICAL CHARACTERISTICS (continued)

All specifications at $T_A = 25$ °C, $AV_{DD} = CPV_{DD} = DV_{DD} = 3.3$ V, $f_S = 48$ kHz, system clock = 512 f_S and 24-bit data unless otherwise noted.









APPLICATION INFORMATION

Reset and System Clock Functions

Power-On Reset Function

The PCM510x includes a power-on reset function shown in Figure 11. With $V_{DD} > 2.8V$, the power-on reset function is enabled. After the initialization period, the PCM510x is set to its default reset state.




Figure 11. Power-On Reset Timing, DVDD = 3.3V



System Clock Input

The PCM510x requires a system clock to operate the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 12) and supports up to 50MHz. The PCM510x system-clock detection circuit automatically senses the system-clock frequency. Common audio sampling frequencies of 8kHz, 16kHz, 32kHz - 44.1kHz - 48kHz, 88.2kHz - 96kHz, 176.4kHz -192kHz, and 384kHz with ±4% tolerance are supported. The sampling frequency detector sets the clock for the digital filter, Delta Sigma Modulator (DSM) and the Negative Charge Pump (NCP) automatically. Table 3 shows examples of system clock frequencies for common audio sampling rates.

SCK rates that are not common to standard audio clocks, between 1MHz and 50MHz, are only supported in software mode, available only in the PCM512x and PCM514x devices, by configuring various PLL and clock-divider registers. Software mode allows the device to become a clock master and drive the host serial port with LRCK and BCK, from a non-audio related clock; for example, using 12MHz to generate 44.1kHz (LRCK) and 2.8224MHz (BCK).

Figure 12 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise.

Sampling	pling System Clock Frequency (f _{SCK}) (MHz)											
Frequency	64 f _S	128 f _S	192 f _S	256 f _S	384 f _S	512 f _S	768 f _S	1024 f _S	1152 f _S	1536 f _S	2048 f _S	3072 f _S
8 kHz	_(1)	1.0240 ⁽²⁾	1.5360 ⁽²⁾	2.0480	3.0720	4.0960	6.1440	8.1920	9.2160	12.2880	16.3840	24.5760
16 kHz	_(1)	2.0480(2)	3.0720 ⁽²⁾	4.0960	6.1440	8.1920	12.2880	16.3840	18.4320	24.5760	36.8640	49.1520
32 kHz	_(1)	4.0960 ⁽²⁾	6.1440 ⁽²⁾	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640	49.1520	_(1)	_(1)
44.1 kHz	_(1)	5.6488 ⁽²⁾	8.4672 ⁽²⁾	11.2896	16.9344	22.5792	33.8688	45.1584	_(1)	_(1)	_(1)	_(1)
48 kHz	_(1)	6.1440 ⁽²⁾	9.2160 ⁽²⁾	12.2880	18.4320	24.5760	36.8640	49.1520	_(1)	_(1)	_(1)	_(1)
88.2 kHz	_(1)	11.2896 ⁽²⁾	16.9344	22.5792	33.8688	45.1584	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)
96 kHz	_(1)	12.2880 ⁽²⁾	18.4320	24.5760	36.8640	49.1520	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)
176.4 kHz	_(1)	22.5792	33.8688	45.1584	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)
192 kHz	_(1)	24.5760	36.8640	49.1520	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)
384 kHz	24.5760	49.1520	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)

Table 3. System Master Clock Inputs for Audio Related Clocks

- (1) This system clock rate is not supported for the given sampling frequency.
- (2) This system clock rate is supported by PLL mode.




Figure 12. Timing Requirements for SCK Input

Table 4. Timing Requirements for SCK Input

	Parameters	Min	Max	Unit
t _{SCY}	System clock pulse cycle time	20	1000	ns
t _{SCKH}	System clock pulse width, High	9		ns
t _{SCKL}	System clock pulse width, Low	9		ns



System Clock PLL Mode

The system clock PLL mode allows designers to use a simple 3-wire l²S audio source when driving the DAC. The 3-wire source reduces the need for a high frequency SCK, making PCB layout easier, and reduces high frequency electromagnetic interference.

The device starts up expecting an external SCK input, but if BCK and LRCK start correctly while SCK remains at ground level for 16 successive LRCK periods, then the internal PLL starts, automatically generating an internal SCK from the BCK reference. The PCM510x disables the internal PLL when an external SCK is supplied; specific BCK rates are required to generate an appropriate master clock. Table 5 describes the minimum and maximum BCK per LRCK for the integrated PLL to automatically generate an internal SCK.

Table 5. BCK Rates (MHz) by LRCK Sample Rate for PCM510x PLL Operation

	-	
	ВС	CK (f _S)
Sample f (kHz)	32	64
8	-	-
16	-	1.024
32	1.024	2.048
44.1	1.4112	2.8224
48	1.536	3.072
96	3.072	6.144
192	6.144	12.288
384	12.288	24.576

Audio Data Interface

Audio Serial Interface

The audio interface port is a 3-wire serial port, including LRCK (pin 15), BCK (pin 13), and DIN (pin 14). BCK is the serial audio bit clock, used to clock the serial data present on DIN into the serial shift register of the audio interface. Serial data is clocked into the PCM510x on the rising edge of BCK. LRCK is the serial audio left/right word clock.

Table 6. PCM510x Audio Data Formats, Bit Depths and Clock Rates

CONTROL MODE	FORMAT	DATA BITS	MAX LRCK FREQUENCY [f _S]	SCK RATE [x f _S]	BCK RATE [x f _S]
Hardware Control	I ² S/LJ	32, 24, 20, 16	Up to 192kHz	128 – 3072 (≤50MHz)	64, 48, 32
Hardware Control			384kHz	64, 128	64, 48, 32

The PCM510x requires the synchronization of LRCK and system clock, but does not need a specific phase relation between LRCK and system clock.

If the relationship between LRCK and system clock changes more than ±5 SCK, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and system clock is completed.

If the relationship between LRCK and BCK are invalid more than 4 LRCK periods, internal operation is initialized within one sample period and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and BCK is completed.



PCM Audio Data Formats and Timing

The PCM510x supports industry-standard audio data formats, including standard I²S and left-justified. Data formats are selected using the FMT (pin 16), Low for I²S, and High for Left-justified.

All formats require binary 2s complement, MSB-first audio data. Figure 13 shows a detailed timing diagram for the serial audio interface.





Figure 13. PCM510x Serial Audio Timing - Slave

Table 7. Audio Interface Slave Timing

	Parameters	Min	Max	Units
t _{BCY}	BCK Pulse Cycle Time	40		ns
t_{BCL}	BCK Pulse Width LOW	16		ns
t _{BCH}	BCK Pulse Width HIGH	16		ns
t_{BL}	BCK Rising Edge to LRCK Edge	8		ns
t_{LB}	LRCK Edge to BCK Rising Edge	8		ns
t_{DS}	DATA Set Up Time	8		ns
t_{DH}	DATA Hold Time	8		ns
f _{BCK}	BCK frequency @ DVDD=3.3V		24.576	MHz





Left Justified Data Format; L-channel = HIGH, R-channel = LOW

Figure 14. Left Justified Audio Data Format




Figure 15. I²S Audio Data Format



Function Descriptions

Interpolation Filter

The PCM510x provides 2 types of interpolation filter. Users can select which filter to use by using the FLT pin (pin11)


Table 8. Digital Interpolation Filter Options

FLT Pin	Description
0	FIR Normal x8/x4/x2/x1 Interpolation Filters
1	IIR Low Latency x8/x4/x2/x1 Interpolation Filters

The Normal x8/x4/x2/x1 (bypass) Interpolation filter is programmed in 256 cycles in 1 sample time (t_S) for sample rates from 8kHz to 384kHz.

Table 9. Normal x8 Interpolation Filter

Parameter	Condition	Value (Typ)	Value (Max)	Units
Filter Gain Pass Band	0 0.45f _S		±0.02	dB
Filter Gain Stop Band	0.55f _S 7.455f _S	-60		dB
Filter Group Delay		22t _S		s







Figure 16. Normal x8 Interpolation Filter Frequency Response

Figure 17. Normal x8 Interpolation Filter Impulse Response








The Normal x4/x2/x1 (bypass) Interpolation filter is programmed in 256 cycles in 1 sample time (t_S) for sample rates from 8kHz to 384kHz.

Table 10. Normal x4 Interpolation Filter

Parameter	Condition	Value (Typ)	Value (Max)	Units
Filter Gain Pass Band	0 0.45f _S		±0.02	dB
Filter Gain Stop Band	0.55f _S 7.455f _S	-60		dB
Filter Group Delay		22t _S		S






Figure 19. Normal x4 Interpolation Filter Frequency Response

Figure 20. Normal x4 Interpolation Filter Impulse Response





Figure 21. Normal x4 Interpolation Filter Passband Ripple



Normal x2 / x1(bypass) Interpolation filter is programmed in 256 cycles in 1 sample time (t_S) for sample rates from 8kHz to 384kHz.

Table 11. Normal x2 Interpolation Filter

Parameter	Condition	Value (Typ)	Value (Max)	Units
Filter Gain Pass Band	0 0.45f _S		±0.02	dB
Filter Gain Stop Band	0.55f _S 7.455f _S	-60		dB
Filter Group Delay		22t _S		S






Figure 22. Normal x2 Interpolation Filter Frequency Response

Figure 23. Normal x2 Interpolation Filter Impulse Response





Figure 24. Normal x2 Interpolation Filter Passband Ripple



The low-latency x8 / x4 / x2 / x1(bypass) Interpolation filter is programmed in 256 cycles 1 sample time (t_S) for sample rates from 8kHz to 384kHz.

Table 12. Low latency x8 Interpolation Filter

Parameter	Condition	Value (Typ)	Units
Filter Gain Pass Band	0 0.45f _S	±0.0001	dB
Filter Gain Stop Band	0.55f _S 7.455f _S	-52	dB
Filter Group Delay		3.5t _S	s






Figure 25. Low latency x8 Interpolation Filter Frequency Response

Figure 26. Low latency x8 Interpolation Filter Impulse Response





Figure 27. Low latency x8 Interpolation Filter Passband Ripple



Table 13. Low latency x4 Interpolation Filter

Parameter	Condition	Value (Typ)	Units
Filter Gain Pass Band	0 0.45f _S	±0.0001	dB
Filter Gain Stop Band	0.55f _S 3.455f _S	-52	dB
Filter Group Delay		3.5t _S	s






Figure 28. Low latency x4 Interpolation Filter Frequency Response

Figure 29. Low latency x4 Interpolation Filter Impulse Response





Figure 30. Low latency x4 Interpolation Filter Passband Ripple



Table 14. Low latency x2 Interpolation Filter

Parameter	Condition	Value (Typ)	Units
Filter Gain Pass Band	0 0.45f _S	±0.0001	dB
Filter Gain Stop Band	0.55f _S 1.455f _S	-52	dB
Filter Group Delay		3.5t _S	s






Figure 31. Low latency x2 Interpolation Filter Frequency Response

Figure 32. Low latency x2 Interpolation Filter Impulse Response




Figure 33. Low latency x2 Interpolation Filter Passband Ripple



Zero Data Detect

The PCM510x has a zero-data detect function. When the device detects continuous zero data, it enters a full analog mute condition.

The PCM510x counts zero data over 1024LRCKs (21ms @ 48kHz) before setting analog mute.

Power Save Mode

When any kind of clock error (SCK, BCK, and LRCK) or clock halt is detected, the PCM510x enters Stand-by mode automatically. The current-segment DAC and Line driver are also powered down.

When BCK and LRCK halt to a low level for more than 1 second, the PCM510x enters Power down mode automatically. Power-down mode includes the negative charge pump and Bias/Reference circuit power-down in addition to stand-by.

Whenever expected Audio clocks (SCK, BCK, LRCK) are applied to the PCM510x, the device starts its powerup sequence automatically.

XSMT Pin (Soft Mute and Soft Un-Mute)

For external digital control of the PCM510x, the XSMT pin must be driven by an external digital host with a specific/minimum rise time (t_f) and fall time (t_f) for soft mute and soft un-mute. The PCM510x requires t_f/t_f times of less than 20ns. In the majority of applications, this shouldn't be a problem, however, traces with high capacitance may have issues.

When the XSMT pin is shifted from high to low (3.3V to 0V), a soft digital attenuation ramp is started. -1dB attenuation will be applied every $1t_S$ from 0dBFS to $-\infty$. This attenuation takes 104 sample times.

When the XSMT pin is shifted from low to high (0V to 3.3V), a soft digital "un-mute" is started. 1dB gain steps are applied every t_S from $-\infty$ to 0dBFS. This ramp-up takes 104 sample times.




Figure 34. XSMT Timing for Soft Mute and Soft Un-Mute

Table 15. XSMT Timing Parameters

Parameters	Min	Max	Unit
Rise time (t _r)		20	ns
Fall time (t _f)		20	ns



External Power Sense Undervoltage Protection mode (supported only when DVDD = 3.3V)

The XSMT pin can also be used to monitor a system voltage, such as the 24VDC LCD TV backlight, or 12VDC system supply using a potential divider created with two resistors. (See Figure 35)

- If the XSMT pin makes a transition from 1 to 0 over 6ms or more, the device will switch into external undervoltage protection mode. In this mode, two trigger levels are used.
- When XSMT pin level reaches 2V, soft mute process begins.
- When XSMT pin level reaches 1.2V, analog mute will engage, regardless of digital audio level, and analog shut down will begin. (For example, DAC circuitry powers down).

A timing diagram to show this is shown in Figure 36.

NOTE

The XSMT input pins voltage range is from -0.3V to DVDD + 0.3V. The ratio of external resistors must be considered within this input range. Any increase in power supply (such as power supply positive noise/ripple) can pull the XSMT pin higher than DVDD+0.3V.

For example, if the PCM510x is monitoring a 12V input, and dividing the voltage by 4, then the voltage at XSMT during ideal power supply conditions will be 3V. If the voltage spikes any higher than 14.4V, then XSMT will see a voltage in excess of 3.6V (DVDD+0.3), potentially damaging the device.

Providing the divider is set appropriately, any DC voltage can be monitored.




Figure 35. XSMT in External UVP Mode




Figure 36. XSMT Timing for Undervoltage Protection



Recommended Powerdown Sequence

With inadequate system design, the PCM510x can exhibit some pop on power down. Pops are caused by the device not having enough time to detect power loss and start the muting process.

The PCM510x evaluation board avoids audible pop with an electrolytic decoupling capacitor. This capacitor provides enough time between data loss from USB or S/PDIF and power supply loss for the muting process to take place.

The PCM510x has two auto-mute functions to mute the device upon power loss (intentional or unintentional).

XSMT = 0

When the XSMT pin is pulled low, the incoming PCM data is attenuated to 0, closely followed by a hard analog mute. This process takes 150 sample times (t_s) + 0.2mS.

As this mute time is mainly dominated by the sampling frequency, systems sampling at 192kHz will mute much faster than a 48kHz system.


Clock Error Detect

When clock error is detected on the incoming data clock, the PCM510x family switches to an internal oscillator, and continues to the drive the DAC, while attenuating the data from the last known value. Once this process is complete, the PCM510x outputs will be hard muted to ground.

Planned Shutdown


These auto-muting processes can be manipulated by system designs to mute before power loss in the following ways:

1. Assert XSMT low 150t_S + 0.2mS before power is removed.





2. Stop I²S clocks (SCK, BCK, LRCK) 3ms before powerdown as shown below:



Unplanned Shutdown

Many systems use a low-noise regulator to provide an AVDD 3.3V supply for the DAC. The XSMT Pin can take advantage of such a feature to measure the pre-regulated output from the system SMPS to mute the DAC before the entire SMPS discharges. Figure 37 shows how to configure such a system to use the XSMT pin. The XSMT pin can also be used in parallel with a GPIO pin from the system microcontroller/DSP or Power Supply.




Figure 37. Using the XSMT Pin



Typical Application Circuits




Figure 38. PCM510x Standard PCM Audio Operation, 3.3V




Figure 39. PCM510x PLL Operation, 3.3V



Recommended Output Filter for the PCM510x

The diagram in Figure 40 shows the recommended output filter for the PCM510x. The new PCM510x next generation current segment architecture offers excellent out of band noise, making a traditional 20kHz low pass filter a thing of the past.

The RC settings below offer a -3dB filter point at 153kHz (approx), giving the DAC the ability to reproduce virtually all frequencies through to it's maximum sampling rate of 384kHz.




Figure 40. Recommended Output Lowpass Filter for $10k\Omega$ Operation



REVISION HISTORY

Changes from Revision Initial Release (May 2011) to Revision A	Page
Changed 头两页的布局	1
Deleted "Device Power Dissipation" row	
Changed "VOUT = -1 dB" to " -1 dBFS" in THD+N	5
Changed reference to correct footnote	6
Changed Updated plot	7
Changed t _{SCKL} and t _{SCKL} values to 9ns	11
Removed 48kHz sample rate with PLL-generated clock	12
Added BCK frequency max for convenience	13
Added PCM510x application diagram, PLL Operation	
REVISION HISTORY	
Changes from Revision A (March 2012) to Revision B	Page
与术语"采样频率"相关的固定排印错误	





11-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PCM5100PW	NRND	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5100	
PCM5100PWR	NRND	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5100	
PCM5101PW	NRND	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5101	
PCM5101PWR	NRND	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5101	
PCM5102PW	NRND	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5102	
PCM5102PWR	NRND	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM5102	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

11-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

TAPE AND REEL INFORMATION





Α0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM5100PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5101PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCM5102PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
PCM5100PWR	TSSOP	PW	20	2000	350.0	350.0	43.0	
PCM5101PWR	TSSOP	PW	20	2000	350.0	350.0	43.0	
PCM5102PWR	TSSOP	PW	20	2000	350.0	350.0	43.0	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司