**ARM9TDMI**

*“La veritá, ma non tutta la veritá.”*

**Microelectronic Systems**

**2017**

*Barberis Enrico – s239564*

*Cipolletta Antonio - s235687*



Table of Contents

[1 Data Processing instructions 4](#_Toc488913305)

[1.1 Data operation with PC not as destination register 4](#_Toc488913306)

[1.1.1 Opcode and description 4](#_Toc488913307)

[1.1.2 Shift and rotate opcodes 5](#_Toc488913308)

[1.1.3 Opcode specification 6](#_Toc488913309)

[1.1.4 Timing 7](#_Toc488913310)

[2 Data operation with register PC (R15) as Rd (register destination) 8](#_Toc488913311)

[2.1.1 Opcode and description 8](#_Toc488913312)

[2.1.2 Timing 8](#_Toc488913313)

[3 Data transfer operations 9](#_Toc488913314)

[3.1 Single data transfer operations 9](#_Toc488913315)

[3.1.1 Encoding 9](#_Toc488913316)

[3.1.2 Important notes 11](#_Toc488913317)

[3.1.3 Load timings and details 11](#_Toc488913318)

[3.1.4 Pipeline stage details 12](#_Toc488913319)

[3.1.5 Store timing and details 12](#_Toc488913320)

[3.2 Multiple Load/Store 13](#_Toc488913321)

[3.2.1 Important notes 13](#_Toc488913322)

[3.2.2 Encoding 13](#_Toc488913323)

[3.2.3 Multiple register transfer addressing modes 13](#_Toc488913324)

[3.2.4 Timing 15](#_Toc488913325)

[3.3 Swap 17](#_Toc488913326)

[3.3.1 Encoding 17](#_Toc488913327)

[3.3.2 Description 17](#_Toc488913328)

[3.3.3 Timing 18](#_Toc488913329)

[4 Branch 19](#_Toc488913330)

[4.1 Branch and Branch with link 19](#_Toc488913331)

[4.1.1 Encoding 19](#_Toc488913332)

[4.1.2 Timing 19](#_Toc488913333)

[4.2 BX 20](#_Toc488913334)

[4.2.1 Encoding and description 20](#_Toc488913335)

[5 Miscellaneous instructions 20](#_Toc488913336)

[5.1 SWI 20](#_Toc488913337)

[5.1.1 Encoding and description 20](#_Toc488913338)

[5.1.2 Timing 21](#_Toc488913339)

[5.2 MRS 22](#_Toc488913340)

[5.2.1 Encoding and description 22](#_Toc488913341)

[5.2.2 Timing 22](#_Toc488913342)

[5.3 MSR 23](#_Toc488913343)

[5.3.1 Encoding and description 23](#_Toc488913344)

[5.3.2 Timing 23](#_Toc488913345)

[6 Multiplication 24](#_Toc488913346)

[6.1 Opcodes and description 24](#_Toc488913347)

[6.1.1 MUL - Multiply 24](#_Toc488913348)

[6.1.2 MLA – Multiply and accumulate 24](#_Toc488913349)

[6.1.3 UMULL - Unsigned Multiply Long 24](#_Toc488913350)

[6.1.4 UMLAL - Unsigned Multiply Accumulate Long 25](#_Toc488913351)

[6.1.5 SMULL - Signed Multiply Long 25](#_Toc488913352)

[6.1.6 SMLAL - Signed Multiply Accumulate Long 25](#_Toc488913353)

[6.2 Timing 25](#_Toc488913354)

[7 Exceptions 26](#_Toc488913355)

[7.1 SWI, UNDEFINED 27](#_Toc488913356)

[7.2 IRQ, FIQ, PREFETCH 27](#_Toc488913357)

[7.3 DATA ABORT 28](#_Toc488913358)

[7.4 Exception vector table 28](#_Toc488913359)

[8 CPSR/SPSR Management 29](#_Toc488913360)

[9 Appendix 31](#_Toc488913361)


[9.1 Conditional codes 31](#_Toc488913362)

[9.2 Register file view 32](#_Toc488913363)

# Data Processing instructions

## Data operation with PC not as destination register

### Opcode and description



* **Opcode**: specifies the operation of the instruction.
* **S:** indicates that the instruction updates the condition codes (only if Rd is not R15).
* **Rd:** specifies the destination register.
* **Rn:** specifies the first source operand register.
* **Bits[11:0]:** the fields within bits[11:0] are collectively called a **shifter operand**
* **Bit[25]:** is referred to as the I bit, and is used to distinguish between an immediate shifter operand and a register-based shifter operand.  
    
  Shifter operands:
* 32 bit Immediate can be generated only by the following operations:
  + 4 bit to specify the rotate amount that is multiplied by 2 internally (only 0,2,4,8...26,28,30 amounts are possible)
  + 8 bit for constant value to be rotated
  + Examples of some valid constants are:


0xFF,0x104,0xFF0,0xFF00,0xFF000,0xFF000000,0xF000000F


Some invalid constants are:


0x101,0x102,0xFF1,0xFF04,0xFF003,0xFFFFFFFF,0xF000001F


* Immediate shifts
  + See following instruction encoding
* Shift amount register
  + See following instruction encoding


### Shift and rotate opcodes


























**NB: ROR 0 = RRX**

RRX = rotate right of one position with carry. If S=1 it performs a rotation on 33 bits.

### Opcode specification

|  |  |  |
| --- | --- | --- |
| Opcode (decimal base) | Performed operation | Operation type |
| 0 | AND | Logical |
| 1 | EOR (XOR) | Logical |
| 2 | SUB (Rn - B)(1) | Arithmetic |
| 3 | RSB (Reverse sub: B - Rn) | Arithmetic |
| 4 | ADD | Arithmetic |
| 5 | ADC | Arithmetic |
| 6 | SBC (Subtract with borrow) | Arithmetic |
| 7 | RSC (Reverse sub with borrow) | Arithmetic |
| 8 | TST (Bitwise AND without destination register, update always Condition flags) | Logical |
| 9 | TEQ (Bitwise OR without destination register, update always Condition flags) | Logical |
| 10 | CMP (Subtraction without destination register, update always Condition flags) | Arithmetic |
| 11 | CMN (Addition without destination register, update always Condition flags) | Arithmetic |
| 12 | ORR (OR) | Logical |
| 13 | MOV | Logical |
| 14 | BIC (Bit Clear) instruction performs an AND operation on the bits in Rn with the complements of the corresponding bits in the value of Operand2. | Logical |
| 15 | MVN (Move register after a bitwise logical NOT) | Logical |

(1): B is the second operand specified, i.e. constant value or Rm

Condition flag update details:

* Carry bit:
  + The arithmetic operations set the C bit through the ALU.
  + The logical operations set the C bit through the shifter only if a shift is performed.
* Overflow bit:
  + Only arithmetic operations can set the V bits
  + Logical operations preserve the V bit
* Negative and Zero bit:
  + Updated through the ALU for both operation type

### Timing

**Not register controlled shift:**

Instructions bus: 1S

Data bus: 1I

**Register controlled shift:**

Instructions bus: 1S + 1I

Data bus: 2I  
  
FDEMW

FDDEMW (register controlled shift)

FSDEMW

* Fetch
* Decode
  + 1 cycle when no register controlled shift (read 1 immediate and 1 register or 2 registers in 1 clock cycle)
  + 2 cycle of decode to read 3 registers when a register controlled shift is needed. Even if the register file as 3 read ports only 2 of them are available in the decode since a read port is dedicated for the store operation. See store chapter for further details.
    - **1st cycle** read Rs
    - **2nd cycle** read Rn & Rm
* Execute
  + If the instruction has not to be executed -> disable writeback and disable the update of Condition flags
  + If bit S=1 update CPSR flags bits
  + If bit S=0 preserve CPSR flags bits
* Memory (Save value in WB pipeline register)
* Write-back

# Data operation with register PC (R15) as Rd (register destination)

### Opcode and description

Same as Data operation explained before, but being the program counter the destination register a (conditional) jump is performed.  
If S=1 and Rd=R15, in an atomic way the jump is performed and also the SPSR is restored. This must be used only if the current mode has the SPSR, otherwise unpredictable results.

### Timing

**Not register controlled shift:**

Instructions bus: 2S + 1N

Data bus: 3I

**Register controlled shift:**

Instructions bus: 2S + 1N + 1I

Data bus: 4I

* Fetch
* Decode
  + 1 cycle when no register controlled shift (read 1 immediate and 1 register or 2 registers in 1 clock cycle)
  + 2 cycle of decode to read 3 registers when a register controlled shift is needed. Even if the register file as 3 read ports only 2 of them are available in the decode since a read port is dedicated for the store operation. See store chapter for further details.
    - **1st cycle** read Rs
    - **2nd cycle** read Rn & Rm
* Execute
  + If the instruction has not to be executed disable write of the IA (instruction address) register from the ALU output. In this way the sequential flow of the program is preserved. *The write of the new PC is never performed directly into the register file but it is always updated indirectly by the IA register*
  + The computed NEXT\_PC is directly sent to the IA register
  + Control Unit must perform the flush of the pipe of the next 2 instructions
* Memory
  + This instruction doesn’t use the memory. In this stage the fetch of instruction located at NEXT\_PC is performed
* “Write-back
  + Never performed

(1) Example: MOVS PC, R14

MOVS FDEMW

FDNNN

FNNNN

FDEMW


For more details about the CPSR/SPSR restoration in atomic way please refer to the chapter “CPSR/SPSR Management”.


# Data transfer operations

## Single data transfer operations

### Encoding

#### Single Word or unsigned byte data transfer opcode





* **Rn** Specifies the base register used by <addressing\_mode>.
* **Rd** Specifies the register whose contents are to be loaded or stored.
* **Rm** Specifies the offset
* **I, P, U, W** Are bits that distinguish between different types of <addressing\_mode>.
  + **I:** Specify addressing mode: immediate or register offset
  + **U:** Indicates whether the offset is added to the base (U == 1) or is subtracted from the base (U == 0). **The offset must be considered as unsigned**
  + **P, W:** A pre-indexed (**P = 1**) addressing mode uses the computed address for the load or store operation. If write-back is requested (**W = 1**), updates the base register to the computed value.A post-indexed (**P = 0**) addressing mode uses the unmodified base register for the transfer and then updates the base register with the computed address independently from the W bit
* **L** bit Distinguishes between a Load (L==1) and a Store instruction (L==0).
* **B** bit Distinguishes between an unsigned byte (B==1) and a word (B==0) access.


**Notes:**

* When a word is **read** and the **address is not aligned**, the access in memory is made with the aligned address. The alignment unit detects this event and generates the correct control signals for the Byte/Word Repl. Unit in order to rotate the read word to have the *addressed byte as the least significant byte*. The remaining data is 0-extended.
* When a **word write** is performed **on an unaligned address** the bottom 2 bits of the address are set to 0. So, the access is performed to the aligned word.
* When an unsigned **byte** **load** is performed the entire word is read from memory but only the addressed byte is read and the upper 24 bits are set to 0.
* When Rd is R15 a **jump** is performed to the word that has been read from memory. So the write-back in this case must not be performed since the value is directly sent to the IA. Since the end of the memory stage must be waited in order to know the jump address, a flush of the pipeline is needed after the EXE stage. Also additional stalls are needed, please refer to Load section for timing diagrams.

**Architectural notes:**

Independently from the Post/Pre-indexed mode if the W=1 (update the base address) this is always done using the ALU output. This is true for all other ISA instruction. For this reason, one write port of the register file is connected only to the output of the ALU properly skewed to respect the pipeline timing.

#### Half-Word or signed byte data transfer opcode



Similarly to before the offset must be considered as unsigned.  
The offset can be specified in 2 different ways depending on Bit[22] value:

* Bit[22] = 1: an immediate offset Imm[11:7] & Imm[3:0] (8 bit immediate)
* Bit[22] = 0: a register (Rm)

SH bits have the following meaning:

* 00: Must be avoided
* 01: unsigned half word
* 10: signed byte
* 11: signed half word

Bit **S**: sign extension must be performed

Bit **H**: tell if it is a half word or not

This instruction requires the same control signal as word load/store with the addition of proper control signals for the byte/word repl. Unit.

### Important notes

**Storing the PC to memory both for Single and multiple load/store should be avoided since the result is processor dependent**

**Use PC as base register when W=1 (write-back) or P=0 (post-indexed) must be avoided since this cause unpredictable results (in our implantation no jump is performed)**

### Load timings and details

**Note: In general Rd, Rn should be distinct registers, even though loading into the base register (Rd = Rn) is acceptable provided auto-indexing is not used in the same instruction.** In our implementation the conflicts is managed by giving priority to the write port dedicated to the memory.

When the following instruction wrt the load has a data dependency with the current loaded value, 1 or 2 additional clock cycle are needed:

1. 1 clock cycle to perform the inter-lock. Notice how in the next clock cycle the forwarding path EXE/MEM -> DEC is used.

FDEMW

FDSEMW

1. 2 clock cycles are needed when half-word or unaligned word is read. This is to avoid strict timing requirements for the memory system. In this way the data dependancy is solved by a 2 clock cycle inter-lock in a such a way the forwarding is no more needed because the RAW policy of register file used.

FDEMW

FDSSEMW

If Rd=R15 in the exe stage the processor check if the instruction has to be performed or not. If this is true a flush of the pipeline is performed. Until write-back no fetch is performed because the value of the new PC comes from the memory.

FDEMW

FDNNN  
 FNNNN  
 NNNNN

NNNNN  
 FDEMW

### Pipeline stage details

1. Fetch
2. Decode
   1. Read Rn and Rm if needed
3. Execute
   1. Compute address
   2. If pre-index is specified, write in the EXE-MEM pipeline register the computed value, that will be used in the write-back stage on porta A if W=1
   3. If post index is specified, write in the EXE-MEM pipeline register the content of the base register obtained by the ALU bypass.
4. Memory
5. Write-back
   1. Write the read data from memory on write port B and eventually modified by the byte/rot sign. extension unit
   2. If W=1 (write-back) or P=0 (post index) also on port write A is updated the Rn register.

### Store timing and details

**Note**: The read of the Rd register is always made during the MEM stage accessing directly to the register file from read port C. In this way an additional forwarding path and control logic is avoided since, even if the store instruction has a data dependency on previous instruction, the requested data is correctly read thanks to the RAW policy of the register file.

The Rd operand must never be extracted by a forwarding path but only by the register file.

Rn Rm may be dependent on previous instruction but it can be solved with a forwarding path.


* Fetch
* Decode
  + Read Rn, and Rm if needed
* Execute
  + Compute address
  + If pre-index is specified, write in the EXE-MEM pipeline register the computed value, that will be used in the write-back stage on porta A if W=1
  + If post index is specified, write in the EXE-MEM pipeline register the content of the base register obtained by the ALU bypass.
* Memory
  + Only at this stage the Rd register is read and eventually the Byte/Word replication is performed
* Write-back
  + The write port A is used if W=1 or P=0 (post index)
  + The write port B port is unused

## Multiple Load/Store

### Important notes

* **Rn should not be on the register list when W=1 (write-back)**

### Encoding



* **Rn**: base register
* **Register list**: bitmap of register to be loaded/store.
* **P**: P=1 pre-indexed, P=0 post indexed
* **W**: write-back of auto-indexing
* **U**: U=1 up (add offset), U=0 down (subtract offset)
* **L**: L=1 load, L=0 Store
* **S**: For a LDM that load the PC, the **S bit indicates that the CPSR is loaded from the SPSR**

**after all the registers have been loaded**. ***For all STMs, and LDMs that do not load the PC and S=1, it indicates that when the processor is in a privileged mode, the registers of user mode are transferred and not the registers of the current mode.***


Example: processor is not in a user mode and there is the need of a load/store on user mode register file. This is needed for example when returning from FIQ to NORMAL mode since to restore the previous state the register bank must be viewed like a normal mode and no more like in FIQ mode.


Notice: this requires that register file must be readable from port C and writeable on port B in user mode, while the write port A must be in actual mode of the processor. In this way the write back of base register is done in the correct register of the actual mode of the processor.

### Multiple register transfer addressing modes

In a multiple load operation R15 (PC) can be on the register list. This cause a branch after all the requires registers are loaded from the memory. In order to simplify the controller, the registers are always read in the order R0→R15. This causes different start address and end address depending on the U and P bit as specified here:

* IA (Increment After) U=1 P=0
  + **Start address** = Reg[Rn]
  + **End address** = Reg[Rn] + (# registers << 2) - 4
  + If W=1 final Reg[Rn] ← **End address + 4** (Reg[Rn] **+** (# registers << 2))
* IB (Increment Before) U=1 P=1
  + **Start address** = Reg[Rn] + 4
  + **End address** = Reg[Rn] + (# registers << 2)
  + If W=1 final Reg[Rn] ← **End address** (Reg[Rn] **+** (# registers << 2))
* DA (Decrement After) U=0 P=0
  + **Start address** = Reg[Rn] - (# registers << 2) + 4
  + **End address** = Reg[Rn]
  + If W=1 final Reg[Rn] ← **Start address – 4** (Reg[Rn] **-** (# registers << 2))
* DB (Decrement Before) U=0 P=1
  + **Start address** = Reg[Rn] - (# registers << 2)
  + **End address** = Reg[Rn] - 4
  + If W=1 final Reg[Rn] ← **Start address** (Reg[Rn] **-** (# registers << 2))





#### Additional notes

If a multiple load is performed, and R15 is on the registers list:

* If S=1
  + If the current mode has SPSR (Not in user mode)  
    When performing the branch the CPSR also need to be overwritten with the value stored in SPSR of the actual mode
  + If the current mode has not the SPSR (In user mode) UNPREDICTABLE results
* If S=0   
  A branch is performed and the CPSR is maintained

### Timing

#### LDM: loading 1 register, not the PC

Instruction bus: 1S + 1I

Data bus: 1S + 1I

Instruction flow is equal to the N>1 case for the exception of the timing: here the additional clock is needed to perform the Rn update as shown here:  
   
FDEMW (LDM here exe compute start address)  
 EMW (Rn updated when W=1 or post-inedx)  
 FDSEMW (Next instruction wrt LDM)

#### LDM: Loading N registers, N > 1, not loading the PC

Instruction bus: 1S + (n-1)I

Data bus: 1N + (n-1)S

* Fetch
* Decode
  + Rn value on read port A
  + Generate *0/1/(#registers)/(#registers-1)*
  + compute first register to write with NextRegLogic
* Execute
  + Compute start address (add/sub)
  + IF S=1 (case in which PC is not listed and S=1 -> LDM with user-mode register)  
    Starting from the next cycle until the last write-back force the register file to be in the user mode for all the read port C (for store) and write port B (for load).
  + Compute second register to write (physically performed in the DEC stage)
* Memory-0
  + Read from memory
  + DINC compute next memory address
  + Compute Reg[Rn] +/- (#registers << 2) (End address)
  + Compute third register to write with NextRegLogic (physically performed in the DEC stage)
* Memory-1
  + Read from memory with incremented address
  + Write-back of the read data during Memory-0 into correct register computed with NextRegLogic during the decode stage
  + Compute next register to write with NextRegLogic
  + DINC compute next address
  + Propagate ALU out to the writeback-stage in order to save during the next cycle Rn ( Reg[Rn] +/- (#registers << 2) )
* Memory N-1 (**NB Exe stage is busy due to the next instruction wrt LDM (1)** )
  + Read from memory with incremented address
  + Write-back of the read data during Memory-(N-2) into correct register
* Write-back
  + Write-back of the read data during Memory-(N-1) into correct register

(1) N = 3 example:  
 012  
FDEMMMW  
 EMW (Rn updated when W=1 or post-inedx)  
 FDSSEMW (Following instruction wrt LDM)  
  
N = 2 example:  
 01  
FDEMMW  
 EMW (Rn updated when W=1 or post-inedx)  
 FDSEMW

#### LDM: Loading N registers including the PC, N > 0

Instruction bus: 2S + 1N + (n+1)I

Data bus: 1N + (n-1)S + 4I

FDEMMMW

FDSSNNN

FSSNNNN

FDEMW


FDEMW

1. Fetch
2. Decode
   1. As before
3. Execute
   1. As before
4. Memory
   1. As before
5. Memory-(N-2)
   1. During this instant the NextRegLogic compute the R15 address. This is reported to the control unit for next stages in such a way the PC will not be loaded in R15 but directly to the Instruction Address register.
6. Memory-(N-1)
   1. During this stage the value of next program counter is read from the memory.
7. Write-back
   1. During this stage the Instruction Address register is written with the correct value, so the next clock cycle can perform the correct fetch
   2. If S=1 and not in user mode:  
      CPSR is updated with the current mode SPSR


## Swap

### Encoding

SWP (Word swap)



SWPB (Byte swap)



* **<Rd>** Specifies the destination register for the instruction.
* **<Rm>** Contains the value that is stored to memory.
* **<Rn>** Contains the memory address to load from.
* **SBZ** is a constant: 0000

### Description

**SWP** (Swap) swaps a word between registers and memory. SWP loads a word from the memory address given by the value of register <Rn>. The value of register <Rm> is then stored to the memory address given by the value of <Rn>, and the original loaded value is written to register <Rd>. If the same register is specified for <Rd> and <Rm>, this instruction swaps the value of the register and the value at the memory address.

The LOCK signal for Data memory is set to 1 during the 2 memory phases in order to guarantee the atomicity of the instruction.

Pseudocode:  
**SWPB**

temp = Memory[RF[Rn],4]

Memory[RF[Rn],4] = Rm

Rd = temp

**SWPB**

temp = Memory[RF[Rn],1]

Memory[RF[Rn],1] = Rm[7:0]

Rd = temp

**Notes:**

* If R15 is specified for <Rd>, <Rn>, or <Rm>, the result is UNPREDICTABLE.
* If the same register is specified as <Rn> and <Rm>, or <Rn> and <Rd>, the result is UNPREDICTABLE.
* When Rd=Rm and a store is performed sequentially after the load the just read value would be written in memory. This is not the intended behaviour of the Swap operation. In order to solve this problem a skewing register is added in order to preserve the correct value to be stored. See datapath “Delayed RC” register.

### Timing

Timing for word SWP or SWPB when following instruction doesn’t use the loaded byte

Instructions bus: 1S + 1I

Data bus: 2N

SWP F D E ML MS W

WL

F D SEM W

Timing for SWPB when following instruction use the loaded byte

Instructions bus: 1S + 2I

Data bus: 2N + 1I

SWPB F D E ML MS W

WL

F D S SEM W

The red stall is needed to a slowdown of the exe stage due to the forwarding path through Byte Rot/Sign extension. The stall is in the decode stage and it’s able to read the correct value due to the RAW policy.

Timing for SWPB when following instruction use the loaded word

Instructions bus: 1S + 1I

Data bus: 2N

SWPB F D E ML MS W

WL


F D S EM W

* Fetch
* Decode
  + - Read Rn
    - Set immediate to 0
    - Set Rm as address for read port C (need to be propagated to Memory stage)
    - Set Rd as address for write port B (need to be propagated to Memory stage)
* Execute
  + - Add operation (compute address)
* 1st Memory
  + - Read from memory -> Rd
    - Read from port C register (Rm) destination and enable the skewed store register
* 2nd Memory
  + - Write to memory the delayed stored register with the same address using same address.
    - Writeback of Rd
* Writeback
  + - Nothing

# Branch

## Branch and Branch with link

### Encoding



* **L:** L=1 Branch with link. L=0 Branch  
  If the instruction is a BL, on R14 it will be saved PC-4 which is the following instruction wrt the current branch instruction. This is used to resume the program flow.
* **Immediate:** the **immediate is sign extended and shifted left of 2 bits** and then added to PC (+/- 32 MegaBytes)

### Timing

***Branch instruction flow:***

* Fetch
* Decode
  + Read the program counter (NB PC+8 where PC is the address of the actual branch instruction)
* Execute
  + Check if the instruction must be executed
    - If it has not to be executed transform it into a NOP
    - If it must be executed
      * Compute the branch address (PC + (imm << 2))
      * **Flush the pipe without loading the decode/exe pipeline** register in order to keep the PC of the branch in the exe stage. This is needed to compute the PC correction for the link phase
* Memory
* Write-back

***Flow of the instruction below the branch:***

* Fetch
  + - normal
* Decode
  + - normal
* Execute
  + - At this point the processor know that this instruction must not be performed
    - **NB only for BL:** the exe stage of this instruction, that must not be executed, is transformed into a PC-4 computation in order to compute the PC correction for the link phase. This operation is done contemporary with the memory stage of the branch.
* Memory
* Write-back
  + - **NB only for BL**: Write the computed PC-4 into R14 if the instruction is a BL

BL FDEMW

FDEMW (PC+8)-4 computation

FNNNN (NOP)

FDEMW (correct instruction to be fetched)

## BX

### Encoding and description




* **NB in ARMv4T L is always equal to 0**
* This operation performs a branch into the address saved into Rm. The Rm[0] bit is used to set the Thumb flag of CPSR. (Last bit is “useless” since fetch is always aligned on 4 byte address for non-thumb and 2 bytes for thumb)
* As reported in the following pipeline diagram the 2 instructions after the BX must be transformed into a NOP. The fetch of the correct instruction can be performed only after the BX exe stage (need to verify that the BX must be executed using CPSR bits). In order to fetch correctly the new instruction, the CPSR T bits must be already set accordingly during the fetch phase, but in the same clock cycle the instruction previous to the BX is performing the Write-back stage. Since Thumb mode and non-Thumb mode have different view of the register file these two stages must be performed concurrently with the T bit with different value. To solve this problem a register “Next CPSR” is used to anticipate the Fetch with the correct mode, while the actual CPSR still use the previous T bit. (see datapath)

FDEMW (previous instruction)   
 FDEMW (BX)  
 FDNNN   
 FNNNN  
 FDEMW (Correctly Thumb/Non-Thumb instruction to be fetched)

# Miscellaneous instructions

## SWI

### Encoding and description



* **Immediate:** Is a 24-bit immediate value that is put into bits[23:0] of the instruction. This value is ignored by the ARM processor, but can be used by an operating system SWI exception handler to determine what operating system service is being requested
* SWI is used as an operating system service call. The method used to select which operating system service is required is specified by the operating system, and the SWI exception handler for the operating system determines and provides the requested service. The 24-bit immediate in the instruction specifies which service is required, and any parameters needed by the selected service are passed in general-purpose registers.
* This instruction apparently doesn’t use the 24 bit immediate. Usually an OS when enters the SWI handlers read from the Instruction memory the SWI instruction located at R14\_svc-4 to understand which is the required system call.

**R14\_svc** = address of next instruction after the SWI instruction

**SPSR\_svc** = CPSR

CPSR[4:0] = 0b10011 /\* Enter Supervisor mode \*/

CPSR[5] = 0 /\* Execute in ARM state \*/

CPSR[7] = 1 /\* Disable normal interrupts \*/

CPSR[9] = CP15\_reg1\_EEbit

**PC** = 0x00000008

### Timing

Instructions bus: 2S + 1N

Data bus: 3I

PREVIOUS FDEMW

SWI FDEMW

FDNNN

FNNNN


SWI (B HANDL) FDEMW

HANDLER FDEMW

* Fetch
* Decode
  + - Read program counter (for link)
    - Set immediate to 4
* Execute
  + - Compute PC-4
    - Set next Instruction address register to the vector\_table\_out (0x00000008 or 0xFFFF0008)
    - Set Next CPSR in order to set supervisor mode for the next fetch
* Memory
  + - At the end of the memory CPSR is written using the Next CPSR. In this way in the next clock cycle the Fetch has already the correct CPSR
    - At the end of the memory CPSR is copied into temp CPSR in order to be able to write it in the SPSR\_svc in the next clock cycle (i.e. during the writeback).
* Writeback
  + - Set R14 to the computed PC-4
    - SPSR\_svc = temp CPSR (the CPSR before the update, see CPSR/SPSR management chapter)

## MRS

### Encoding and description



MRS (Move PSR to general-purpose register) moves the value of the CPSR or the SPSR of the current mode into a general-purpose register. In the general-purpose register, the value can be examined or manipulated with normal data-processing instructions.

* **<Rd>** Specifies the destination register. If R15 is specified for <Rd>, the result is UNPREDICTABLE.
* **R** if R=1 SPSR , R=0 CPSR
* **SBZ** = all 0s
* **SBO** = all1s

Code:

if R == 1 then

Rd = SPSR

else

Rd = CPSR

Notes: Accessing the SPSR when in User mode or System mode is UNPREDICTABLE

### Timing


Instructions bus: 1S

Data bus: 1T

* Fetch
* Decode
  + - Generate correct mux selector to read CPSR/SPSR
* Execute
  + - Or 0 (can use 12 bit of immediate set to 0)
* Memory
  + - Nothing
* Writeback
  + - Writeback <Rd> with SPSR/CPSR

## MSR

### Encoding and description



MSR (Move to Status Register from Register) transfers the value of a general-purpose register or an immediate constant to the CPSR or the SPSR of the current mode.

* **<fields>** Is a sequence of one or more of the following:
  + - **C** sets the control field mask bit (**bit 16**)
    - **X** UNUSED (sets the extension field mask bit (**bit 17**) )
    - **S** UNUSED (sets the status field mask bit (**bit 18**) )
    - **F** sets the flags field mask bit (**bit 19**).

These bits are used to set independently upper/lower 8 bits.

* **<immediate>** Is the immediate value to be transferred to the CPSR or SPSR. Allowed immediate values are 8-bit immediates (in the range 0x00 to 0xFF) and values that can be obtained by rotating them right by an even amount in the range 0 to 30.
* **<Rm>** Is the general-purpose register to be transferred to the CPSR or SPSR.
* **<R>** Bit[22] of the instruction is 0 if the CPSR is to be written and 1 if the SPSR is to be written

### Timing

If any bits other than just the flags are updated (all masks other than mask\_f)

Instructions bus: 1S + 2I

Data bus: 3I

MSR FDEMW

FDSSEMW

FSSDEMW

In red is reported when the CPSR of the processor is updated with its new value.

If only the flags are updated, so this is the only operation allowed in user mode

Instructions bus: 1S

Data bus: 1I

MSR FDEMW

FDEMW

FDEMW

Notice: the flag bits of the CPSR are updated immediately after the EXE stage in this way the next instruction will be executed based on the new flags.


# Multiplication

## Opcodes and description

* **<S>** Causes the S bit (bit[20]) in the instruction to be set to 1 and specifies that the instruction updates the CPSR by setting the N and Z flags according to the result of the multiplication.  
  If S is omitted, the S bit of the instruction is set to 0 and the entire CPSR is unaffected by the instruction.
* **<Rd>** Specifies the destination register for the instruction.
* **<Rm>** Specifies the register that contains the first value to be multiplied.
* **<Rs>** Holds the value to be multiplied with the value of <Rm>.
* **<RdLo>** Stores the lower 32 bits of the result.
* **<RdHi>** Stores the upper 32 bits of the result.


MUL can optionally update the condition code flags, based on the result

### MUL - Multiply




Rd = (Rm \* Rs)[31:0]

### MLA – Multiply and accumulate



Rd = (Rm \* Rs + Rn)[31:0]

### UMULL - Unsigned Multiply Long




UMULL multiplies the unsigned value of register <Rm> with the unsigned value of register <Rs> to produce a 64-bit result.

RdHi = (Rm \* Rs)[63:32] /\* Unsigned multiplication \*/

RdLo = (Rm \* Rs)[31:0]

### UMLAL - Unsigned Multiply Accumulate Long




UMLAL multiplies the unsigned value of register <Rm> with the unsigned value of register <Rs> to produce a 64-bit product. This product is added to the 64-bit value held in <RdHi> and <RdLo>, and the sum is written back to <RdHi> and <RdLo>. The condition code flags are optionally updated, based on the result.

RdLo = (Rm \* Rs)[31:0] + RdLo /\* Unsigned multiplication \*/

RdHi = (Rm \* Rs)[63:32] + RdHi + CarryFrom((Rm \* Rs)[31:0] + RdLo)

### SMULL - Signed Multiply Long




SMULL multiplies two 32-bit signed values to produce a 64-bit result.

RdHi = (Rm \* Rs)[63:32] /\* Signed multiplication \*/

RdLo = (Rm \* Rs)[31:0]

### SMLAL - Signed Multiply Accumulate Long



RdLo = (Rm \* Rs)[31:0] + RdLo /\* Signed multiplication \*/

RdHi = (Rm \* Rs)[63:32] + RdHi + CarryFrom((Rm \* Rs)[31:0] + RdLo)

## Timing

MUL, MLA:

Instructions bus: 1S + (1+m)I

Data bus: (2 + m)I

An additional clock is need to perform final addition (ADD and ADC)

SMULL, UMULL, SMLAL, UMLAL

Instructions 1S + (2 + m)I

Data bus: (3+m)I

Where m is in the range [1,4] depending on early termination, i.e. stop multiplication if no more useful operations will be performed:

For MUL, MLA, SMULL, SMLAL, and Thumb MUL, m is:

* 1 if bits [31:8] of the multiplier operand are all zero or one
* 2 if bits [31:16] of the multiplier operand are all zero or one
* 3 if bits [31:24] of the multiplier operand are all zero or all one
* 4 otherwise.

For UMULL, UMLAL, m is:

* 1 if bits [31:8] of the multiplier operand are all zero
* 2 if bits [31:16] of the multiplier operand are all zero
* 3 if bits [31:24] of the multiplier operand are all zero
* 4 otherwise.

Example with m=4

PREV FDEMW

MUL FDDEEEEMW

NEXT FSDSSSEMW

* Fetch
* Decode 1st
  + The Rn register if is a MAC operation is read. Otherwise porta A is set to 0. The multiplier stores it internally
* Decode 2nd
  + Rm and Rs registers are read and stored internally into the multiplier
* Execute
  + This stage may last from 2 to 5 cycle.
* Memory
* Writebak

# Exceptions

Exceptions priority:

1. reset (highest priority);

2. Data abort;

3. FIQ;

4. IRQ;

5. Prefetch abort;

6. SWI;

Exception entry:

* It changes to the operating mode corresponding to the particular exception.
* It saves the address of the instruction following the exception entry instruction in r14 of the new mode.
* It saves the old value of the CPSR in the SPSR of the new mode.
* It disables IRQs by setting bit 7 of the CPSR and, if the exception is a fast interrupt, disables further fast interrupts by setting bit 6 of the CPSR.
* It forces the PC to begin executing at the vector address related to the specific exception.

Exception return:

* Any modified user registers must be restored from the handler's stack.
* The CPSR must be restored from the appropriate SPSR.
* The PC must be changed back to the following instruction address in the user instruction stream.

Note that the last two of these steps cannot be carried out independently since the have different view of register file. ARM provides two mechanisms which cause both steps to happen atomically as part of a single instruction  
  
• To return from a SWI or undefined instruction trap use:

MOVS pc, r14

• To return from an IRQ, FIQ or prefetch abort use:

SUBS pc, r14, #4

• To return from a data abort to retry the data access use:

SUBS pc, r14, #8

**These PC correction are explained in the following sub-sections**

## SWI, UNDEFINED

To return from **a SWI, UNDEFINED** (return to next instruction)

MOVS PC, R14

Example UNDEFINED:

PC (R15=PC+8) FDEMW (Undefined operation)

PC+4 FDNNN

FNNNN

FDEMW (Fetch with address 0x4)

During the decode the control unit detect an undefined instruction, so perform a PC correction in order to save into R14 = R15+8-4 = PC+4 (Same operation done in a SWI).

## IRQ, FIQ, PREFETCH

To return from **IRQ, FIQ, PREFETCH ABORT** (return to usurped instruction)

MOVS PC, R14, **#4**

**IRQ example:**

PC (R15=PC+8) FDEMW

PC+4 (R15=PC+12) FNNNN

PC+8 (R15=PC+16) NNNNN

0x18 = B IRQ\_handler FDEMW

FDNNN

FNNNN

1st instruction IRQ\_handler FDEMW

*During the decode the control unit detect an IRQ instruction and read R15 = PC+8. In the exe R15-4 is performed, so R14=PC+4, then after in the IRQ handler R14 is used after a correction of -4 PC= (R14-4=PC+4-4=PC) in order to execute the interrupted instruction.*

**FIQ example:**

PC (R15=PC+8) FDEMW

PC+4 (R15=PC+12) FNNNN

PC+8 (R15=PC+16) NNNNN

0x1C 1 inst. FIQ\_handler FDEMW

## DATA ABORT

To return from a DATA ABORT (to retry data access)

MOVS PC, R14, **#8**

PC (R15=PC+8) FDEMW

PC+4 (R15=PC+12) FDEMW

PC+8 (R15=PC+16) FDEMW


PC+12 (R15=PC+20) FDEMW


The data abort is generated by the memory during the Memory stage. This is detected during the decode stage of the PC+12 instruction. In order to return from a data abort handler and retry the instruction which cause the data abort, in R14 must be saved PC+8 (PC+8-8=PC).

Due to the fact that this is detected when R15 = PC+20 in the execution stage a correction is need to be made. R14=R15-12=PC+8.


The following two instructions after the one that cause data abort must be flushed.

## Exception vector table





# CPSR/SPSR Management



Which are the instructions that interacts with the CPSR/SPSR?

* **Data processing operations**
  + If Rd != R15
    - If S = ‘1’ (update flags)  
      CFlags (NCVZ) are updated using ALU/MUL/SHIFTER flags
    - If S = ‘0’ CPSR/SPSR are unchanged
  + If Rd = R15 (IA ⇐ Alu result)
    - If S=’1’

CPSR ⇐ SPSR of current mode (jump and CPSR update must be done in **atomic** way) Here a NextCPSR register is needed to Fetch correctly the next instruction is needed

* **LDM**
  + S=’1’ and R15 is in the register list  
    CPSR ⇐ SPSR of current mode
* **BX**
  + Can set the Thumb bit of CPSR
* **SWI**
  + SPSR\_svc = CPSR (save CPSR to restore it)
  + Next\_CPSR is modified to fetch like Supervisor (Mode, Thumb and Interrupt bits)
* **MSR**
  + Can edit CPSR by 8 bits groups using ALU output as source
* **Exceptions**: IRQ, FIQ, PREFETCH ABORT, DATA ABORT, UNDEFINED
  + SPSR\_current\_mode = CPSR (Like SWI)
  + Next\_CPSR = Desired mode + IRQ/FIQ flag masked (example while entering in FIQ F is set to 1 to mask other fast interrupts)

In order to correctly enter an exception the following timing diagram must be respected:


* Exception detection is the instruction that detect the exception (or it is a SWI/UNDEFINED)
* Exception vect is the instruction placed at the correct position of the Exception vector address
* CPSR is the value of the CPSR (OLD = previous exception, NEW = CPSR with correct lower 8 bits set)
* NXT\_CPSR is the CPSR needed to fetch exception VECT with correct mode and also to maintain in CPSR the old one so the WB stage is still performed on the right register file
* TMP\_CPSR is needed by the exception handler to store in the SPSR the old value of the CPSR  
    
  

After these considerations CPSR bits can be set by:

* **N**: by ALU
* **Z**: by ALU or MUL
* **C**: by ALU or SHIFTER
* **V**: by ALU
* **I**: by exception
* **F**: by exception
* **T**: by BX
* **Mode**: by exception
* All these bits by **MSR** (Alu output)

# Appendix

## Conditional codes



## Register file view

