

Mercury XU5 SoC Module

Reference Design for Mercury+ PE3 Base Board User Manual

Purpose

The purpose of this document is to present to the user the overall view of the Mercury XU5 SoC module reference design and to provide the user with a step-by-step guide to the complete Xilinx® MPSoC design flow used for the Mercury XU5 SoC module.

Summary

This document first gives an overview of the Mercury XU5 SoC module reference design and then guides through the complete Xilinx MPSoC design flow for the Mercury XU5 SoC module in the getting started section. In addition, the internals and the boot options of the Mercury XU5 SoC module reference design are described.

Product Information	Code	Name
Product	ME-XU5	Mercury XU5 SoC Module

Document Information	Reference	Version	Date
Reference / Version / Date	D-0000-489-011	2022.1_v1.0.0	15.10.2022

Approval Information	Name	Position	Date
Written by	DDUE/ARUD/ESOM	Design Engineer	30.09.2022
Verified by	GKOE	Design Expert	05.10.2022
Approved by	IJOS	Manager, BU SP	15.10.2022

License

Copyright 2023 by Enclustra GmbH, Switzerland.

Permission is hereby granted, free of charge, to any person obtaining a copy of this hardware, software, firmware, and associated documentation files (the "Product"), to deal in the Product without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Product, and to permit persons to whom the Product is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Product.

THE PRODUCT IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE PRODUCT OR THE USE OR OTHER DEALINGS IN THE PRODUCT.

Table of Contents

1	Overview	5
1.1	Introduction	5
1.2	Prerequisites	5
2	Reference Design Description	7
2.1	Processing System (PS)	7
2.1.1	Clocks	8
2.1.2	PS DDR4 SDRAM	8
2.1.3	SD Card	8
2.1.4	eMMC	8
2.1.5	I2C	8
2.1.6	Quad SPI Flash Controller	8
2.1.7	UART	8
2.1.8	Ethernet	9
2.1.9	USB	9
2.1.10	GPIOs	9
2.1.11	Video Codec Unit (VCU)	9
2.2	Programmable Logic (PL)	10
2.2.1	PL DDR4 SDRAM	10
2.2.2	PL Ethernet	10
2.2.3	GPIOs	10
2.2.4	System Management	10
3	Getting Started	12
3.1	Essential Information	12
3.2	Hardware Setup	13
3.3	FPGA Bitstream Generation	14
3.4	Vitis Workspace Preparation	15
3.5	Running Software Applications	19
4	Boot Configurations	21
4.0.1	Generating the Image File	21
4.1	QSPI Flash Boot	21
4.1.1	Preparing the Hardware	21
4.1.2	Programming the QSPI Flash	22
4.1.3	Booting from the QSPI Flash	25
4.2	SD Card Boot	25
4.2.1	Generating the Image Files	25
4.2.2	Preparing the Hardware	25
4.2.3	Programming the SD Card	25
4.2.4	Booting from the SD Card	25
4.3	eMMC Boot	26
4.3.1	Generating the Image Files	26
4.3.2	Preparing the Hardware	26
4.3.3	Programming the eMMC	26
4.3.4	Booting from the eMMC	27
5	Troubleshooting	28
5.1	Vivado Issues	28
5.2	Vitis Issues	28
5.3	JTAG Connection Issues	28
5.4	UART Connection Issues	29
5.5	QSPI Boot Issues	29
5.6	Emmc Boot Issues	29
5.7	MCT Issues	30

5.8	Program eMMC Issues	30
-----	-------------------------------	----

1 Overview

1.1 Introduction

The Mercury XU5 SoC module reference design demonstrates a system using the Mercury XU5 SoC module in combination with the Mercury+ PE3 base board. It presents the basic configuration of the device and contains a guided getting started tutorial.

A troubleshooting section is included at the end of the document, to help the user solve potential issues related to board connectivity and/or system functionality.

This reference design does not include any source code for software examples and instead Enclustra provides Application Notes [10] for some selected applications.

An introduction to the Xilinx tools is provided by the documents below:

- Vivado Design Suite User Guide, Embedded Processor Hardware Design [1]
- Zynq UltraScale+ MPSoC: Embedded Design Tutorial, A Hands-On Guide to Effective Embedded System Design [3]

More information on the Mercury XU5 SoC module and the Mercury+ PE3 base board can be retrieved from their respective user manuals [4] [5].

The following directory structure applies to the XU5 Reference Design:

- `src` — Xilinx pinout and timing constraints and VHDL source code directory
- `scripts` — Scripts directory required for Vivado project creation
- `doc` — Reference Design documentation

Pre-generated binaries for any XU5 variant are released on the XU5 Reference Design Github page.

1.2 Prerequisites

- IT
 - A computer with a microSD card slot (optional¹) running Windows 10 64-bit (or later)
- Software
 - Xilinx Vivado 2022.1 WebPack, Evaluation, Design or System Edition (check the Mercury XU5 SoC Module User Manual [4] for details on device support in Xilinx tools)
 - Xilinx Vitis IDE
 - Enclustra Module Configuration Tool (MCT) [6] (optional²)
 - A terminal emulation program (e.g. Tera Term)
- Hardware
 - An Enclustra Mercury XU5 SoC module
 - An Enclustra Mercury+ PE3 base board
- Accessories
 - A 12 V DC power supply

¹Only required for SD card boot mode

²May be used for flash programming, for MPSoC device configuration or for FTDI configuration.

- A standard micro USB cable
- A Xilinx JTAG programmer (e.g. Platform Cable USB II) (optional³)

³Any FTDI device present on Enclustra hardware can be configured to Xilinx JTAG mode using the Enclustra MCT software [6].

2 Reference Design Description




Figure 1: Hardware Block Diagram

2.1 Processing System (PS)

2.1.1 Clocks

The PS input clock frequency is configured to 33.33 MHz. The CPU clock frequency is configured to its corresponding maximum APU clock frequency, as specified in the Zynq UltraScale+ MPSoC Data Sheet (DS925) [2]. The maximum CPU (APU) clock performance depends on the device speedgrade and package. Beside that a 50 MHz and a 100 MHz clock are exported from PS to the PL.

These clocks can be modified in the settings of the processing system in Vivado.

2.1.2 PS DDR4 SDRAM

The DDR4 SDRAM memory runs at its corresponding maximum PS DDR frequency. Depending on the module variant ECC RAM is enabled or disabled (see Mercury XU5 SoC Module User Manual [4] for details).

Note that the maximum DDR performance depends on the device speedgrade and package as specified in the Zynq UltraScale+ MPSoC Data Sheet (DS925) [2]. The DDR clock frequency can be modified in the settings of the processing system in Vivado and must be configured according to the Mercury XU5 SoC Module User Manual [4].

2.1.3 SD Card

The SD card is configured in the PS to the MIO 46..51 pins. This enables SD card access, as well as booting from the SD card.

To allow the Mercury XU5 SoC module to boot from the SD card, the hardware configuration on the Mercury+ PE3 base board must be done according to Section 4.2.2.

2.1.4 eMMC

The eMMC interface is configured in the PS to the MIO 13..22 pins. This enables eMMC device access, as well as booting from the eMMC device. To allow the Mercury XU5 SoC module to boot from the eMMC, the boot signals must be configured as in 4.3.4.

For further details refer to the Mercury XU5 SoC Module and Mercury+ PE3 Base Board User Manual [4] [5].

2.1.5 I2C

The I2C controller I2C0 is configured to the MIO 10..11 pins. For available devices on the I2C bus refer to the Mercury XU5 SoC Module and Mercury+ PE3 Base Board User Manual [4] [5].

2.1.6 Quad SPI Flash Controller

The quad SPI flash controller is connected to MIO 0..6 pins in Single mode. To allow the Mercury XU5 SoC module to boot from the QSPI flash, the hardware configuration on the Mercury+ PE3 base board must be done according to Section 4.1.1.

2.1.7 UART

The UART0 is mapped to MIO 38..39 pins and connected to the FTDI controller on the Mercury+ PE3 base board. The UART is configured as shown in Table 2.

Parameter	Value
Baud rate	115'200
Data	8 bit
Parity	None
Stop	1 bit
Flow control	None

Table 2: UART Configuration

2.1.8 Ethernet

The Ethernet MAC GEM0 is mapped to MIO 26..37 pins and is connected to the Microchip (Micrel) KSZ9031 Ethernet PHY on the Mercury XU5 SoC module using an RGMII interface. The PHY can be configured via the MDIO management interface on PHY address 3.

A second Ethernet MAC GEM1 is mapped to the PL via EMIO. Refer to the section 2.2.2 for details.

2.1.9 USB

Two USB3320C USB 2.0 PHYs are available on the Mercury XU5 SoC module, both connected to the PS to I/O bank 502. USB PHY 0 can be configured as host or device, while USB PHY 1 can be used only as host.

The first USB controller USB0, is mapped on MIO 52..63 pins, while the second USB controller USB1, is mapped on MIO 64..75.

Depending on the required USB mode, the settings in the system controller and the DIP switches on the Mercury+ PE3 base board must be configured correctly. Please refer to the Mercury+ PE3 Base Board User Manual [5] for details.

2.1.10 GPIOs

The unused MIO pins from the PS are available as GPIOs. For details on the MIO assignment refer to the Multiplexed I/O (MIO) Pins section in the Mercury XU5 SoC module User Manual [4]. Check the connectivity of the MIOs that provide user functionality with the Mercury+ PE3 base board User Manual [5].

2.1.11 Video Codec Unit (VCU)

Xilinx Zynq UltraScale+ modules with an EV device equipped, contain an embedded hard IP H.264/H.265 Video Codec Unit (VCU). For these module variants Enclustra will provide a Video Application Note describing the required implementation to support this feature. Please ask Enclustra for details (info@enclustra.com).

2.2 Programmable Logic (PL)

2.2.1 PL DDR4 SDRAM

The PL dedicated DDR4 SDRAM memory runs at its corresponding Maximum Physical Interface (PHY) Rate at a voltage of 1.2 V. The data width of this interface is 16 bits.

Note that the maximum DDR performance depends on the device speedgrade, the package and the VCC_INT voltage (0.85 V by default) as specified in the Zynq UltraScale+ MPSoC Data Sheet (DS925) [2]. The DDR clock frequency can be modified in the settings of Memory Interface Generator (MIG) IP core in Vivado and must be configured according to the Mercury XU5 SoC Module User Manual [4].

2.2.2 PL Ethernet

The Ethernet MAC GEM1 is mapped to EMIO pins, providing a GMII interface to the FPGA logic. This interface is routed to a GMII-to-RGMII converter IP core from Enclustra; the RGMII interface is available on FPGA bank E (25 for ZU2/ZU3 and 45 for ZU4/ZU5), for connection to one of the two Microchip (Micrel) KSZ9031 Ethernet PHYs. This PHY can be configured via the PL dedicated MDIO management interface on PHY address 3.

The GMII-to-RGMII converter IP core is provided as-is without further documentation or source files. Support for the GMII-to-RGMII converter can be supplied as a part of a support package or design services.

Please refer to the Mercury XU5 SoC Module User Manual [4] for the usage and configuration of the Ethernet PHYs.

2.2.3 GPIOs

A Xilinx GPIO controller in the PL is connected to the PS via an AXI bus. Some PL GPIOs are connected to LEDs in the top level, as described in Table 3.

The PL firmware contains a 24-bit counter freely running at 50 MHz. The MSB of this counter is used to blink LED1#_PL with a frequency of approximately 3 Hz.

PL Pin	Signal	Function
H2	LED1#_PL	Blinking LED counter MSB
P9	LED2#_PL	GPIO 0, controlled by the PL GPIO controller
K5	LED3#_PL	GPIO 1, controlled by the PL GPIO controller

Table 3: PL Firmware I/O Configuration

2.2.4 System Management

A System Management IP core instance is connected to the PS via an AXI bus, in order to monitor the temperature of the device. The temperature threshold for the FPGA is configured to its maximum allowed temperature.

The constraints provided in the reference design enable FPGA bitstream power-down, when the temperature increases above the threshold. In this case, the PL will be reset, while the ARM processor will still be running.

Depending on the user application, the Mercury XU5 SoC module may consume more power than can be dissipated without additional cooling measures; always make sure the MPSoC is adequately cooled by installing a heat sink and/or providing air flow. Temperature control and monitoring is very important in a complex design.

3 Getting Started

This section describes the steps required to configure the Mercury XU5 SoC module and Mercury+ PE3 base board in order to run a simple HelloWorld example application. The section includes information on how to:

- Mount the module and configure the Mercury+ PE3 base board
- Generate the PL bitstream
- Prepare the software workspace
- Run a software application

3.1 Essential Information

Warning!

Always check that the mounting holes on the Mercury+ PE3 base board are aligned with the mounting holes of the Mercury XU5 SoC module. The base board and module may be damaged if the module is mounted the wrong way round and powered up.

If the module cannot be mounted correctly due to the mechanical collision, please contact Enclustra support.

Warning!

Never mount or remove the Mercury XU5 SoC module to or from the Mercury+ PE3 base board while the Mercury+ PE3 base board is powered. Always remove or turn off the power supply before mounting or removing the Mercury XU5 SoC module.

Warning!

Please read carefully the Mercury XU5 SoC module and Mercury+ PE3 base board user manuals before proceeding.

Warning!

Depending on the user application, the Mercury XU5 SoC module may consume more power than can be dissipated without additional cooling measures; always make sure the MPSoC is adequately cooled by installing a heat sink and/or providing air flow.

Warning!

Please make sure that a single JTAG adapter is connected to the base board and enabled at a given moment, otherwise the development tools may report errors during JTAG connecting attempts.

Note that when Enclustra MCT [6] is used for MPSoC configuration or flash programming, all other tools that may be connected to the FTDI device (e.g. Vivado Hardware Manager, Vitis, UART terminal) must be closed.

3.2 Hardware Setup




Figure 2: Mercury+ PE3 Base Board Assembly Drawing (Top View)

Step	Description
1	<p>Set the I/O voltage jumpers on the Mercury+ PE3 base board according to label I/O Voltage in Figure 2 (the jumpers are marked with red rectangles):</p> <ul style="list-style-type: none"> • VSEL A = 1.8 V (position 8-10) • VSEL BC = 1.8 V (position 5-6)
2	<p>Set the configuration DIP switches on the Mercury+ PE3 base board as follows (see labels CFG A, CFG B and CFG C in Figure 2):</p> <ul style="list-style-type: none"> • CFG A = [1: OFF, 2: OFF, 3: OFF, 4: ON] • CFG B = [1: OFF, 2: OFF, 3: OFF, 4: ON] • CFG C = [1: OFF, 2: ON, 3: OFF, 4: OFF]
3	<p>Mount the Mercury XU5 SoC module to the Mercury+ PE3 base board. Make sure that the mounting holes of the Mercury XU5 SoC module are aligned with the mounting holes of the Mercury+ PE3 base board before proceeding.</p>
4	<p>Connect the micro USB cable between your computer and the Mercury+ PE3 base board. Use the micro USB port labeled USBUB in Figure 2.</p>

Continued on next page...

Step	Description
5	Connect the 12 V DC power supply plug to the power connector of the Mercury+ PE3 base board (see label 12 V DC in Figure 2).
6	<p>Make sure that the FTDI device on the Mercury+ PE3 base board is configured to Xilinx JTAG mode using Enclustra MCT [6].</p> <ol style="list-style-type: none"> 1. Open the MCT and click the Enumerate button 2. In the Action pane, navigate to the FTDI Configuration section 3. For the Device mode, select Xilinx JTAG 4. Press the Set device mode button and wait the process to complete. 5. Detach and reconnect all USB cables and power afterwards. <p>Alternatively, in case an external JTAG adapter is used, connect the JTAG signals from the Xilinx Platform Cable USB to the JTAG connector of the Mercury+ PE3 base board (see label JTAG in Figure 2).</p> <p>Details on the Xilinx JTAG mode configuration and on the JTAG connector are presented in the Mercury+ PE3 Base Board User Manual [5]</p>
7	<p>Open a terminal program on your computer (e.g. Tera Term) and open a serial port connection using the COM port labeled with the higher number from the two newly detected ports.</p> <p>For issues related to COM ports detection, refer to Section 5.4.</p> <p>Configure the UART parameters according to Section 2.1.7.</p>

Table 4: Hardware Setup Step-By-Step Guide

3.3 FPGA Bitstream Generation

For a fast test of the HelloWorld example application, the pre-generated bitstream may alternatively be used, therefore the steps described in this section may be skipped.

A pre-generated bitstream for any XU5 variant is released on the XU5 Reference Design Github page.

Step	Description
1	<p>Configure the settings file:</p> <ol style="list-style-type: none"> 1. Edit the <code>module_name</code> variable in <code>scripts/settings.tcl</code> file, according to your modules name. This file includes module name and board information required for the project creation script. All settings, except for <code>module_name</code> should be left on default. The list of options for <code>module_name</code> is given in the comments within the Tcl file. 2. Save the file after editing.

Continued on next page...

Step	Description
2	<p>Start Xilinx Vivado 2022.1 and create the Mercury XU5 SoC module reference design project:</p> <ol style="list-style-type: none"> Click on the Tcl console at the bottom of the page and type: <ol style="list-style-type: none"> <code>cd {<base_dir>/reference_design}</code> where <base_dir> is the directory in which you extracted the archive contents. Note the {} around the path. <code>source ./scripts/create_project.tcl</code> Wait for completion
3	<p>Run Synthesis, Implementation & Bitstream Generation in Vivado 2022.1:</p> <ol style="list-style-type: none"> Click on Generate Bitstream from the Flow Navigator bar In the Launch Runs window click OK - this will start automatically the entire implementation process Wait for completion → select View Reports → OK
4	<p>Export the hardware system information (required for the Vitis IDE):</p> <ol style="list-style-type: none"> File → Export → Export Hardware and click Next Select Include Bitstream and click Next Leave the file name and export location as default and click Next Click Finish

Table 5: FPGA Bitstream Generation Step-By-Step Guide

3.4 Vitis Workspace Preparation

This section describes how to create and run software example applications. The steps are generic, and apply to the software example templates in the Vitis IDE.

A pre-generated binary file of the HelloWorld example application and a hardware description file for any XU5 variant is released on the XU5 Reference Design Github page.


Step	Description
1	<p>Start the Vitis IDE 2022.1</p> <ol style="list-style-type: none"> Select any workspace (e.g. <base_dir>\workspace)


Continued on next page...

Step	Description
2	<p>Create a new Platform Project</p> <ol style="list-style-type: none"> 1. File → New → Platform Project 2. In the New Platform Project: <ol style="list-style-type: none"> (a) For Project Name type the <project_name> e.g. Mercury_XU5_PE3 (b) Hit Next (c) Select "Create a new platform from hardware (XSA)" (d) Hit the Browse button and select the Hardware Specification .xsa file you exported from Vivado, as described in Section 3.3. The default export location used by Vivado is <base_dir>\<vivado_proj_dir>\<project_name>.xsa Alternatively, the pre-compiled hardware description file may be used. (e) Wait for the file to be analyzed (f) For the Operating System select standalone (g) For the Processor select psu_cortexa53_0 (h) Check the "Generate boot components" checkbox, if it is not enabled yet and select the psu_cortex_a53_0 processor. Vitis will then automatically generate the binaries for the FSBL & PMUFW. (i) Hit Finish and wait for completion 3. Build the platform by pressing Ctrl-B and wait for completion
3	<p>Create a new application</p> <ol style="list-style-type: none"> 1. File → New → Application Project 2. In the New Application Project window: <ol style="list-style-type: none"> (a) Click Next if Welcome Page is displayed (b) Select the previously generated platform and click Next (c) For Project Name type a description for the new application e.g. "HelloWorld" (d) For the System project select "Create New..." and use the default naming e.g. "HelloWorld_system" and click Next (e) For the Domain choose "standalone on psu_cortexa53_0" (f) Hit Next and wait for the tool to proceed (g) Select the HelloWorld (or any another) template ⁴ (h) Hit Finish and wait for completion 3. Build the application by pressing Ctrl-B and wait for completion 4. Add the pmufw.elf to BOOT.bin <ol style="list-style-type: none"> (a) Right-click on the application's system project and select "Create Boot Image" (b) Click on add in the bottom right and navigate to the already created pmufw.elf file (c) Change partition type to "pmu" (d) Click on "Ok" (e) Click on "Create Image" to generate the modified BOOT.bin file

Table 6: Vitis Workspace Preparation Step-By-Step Guide

⁴Depending on the selected sample project changes to the platform BSP might be necessary.


Create Boot Image
✕



Create Boot Image

Creates Zynq MP Boot Image in .bin format from given FSBL elf and partition files in specified output folder.

Architecture: Zynq MP

☐ Create new BIF file
 ☒ Import from existing BIF file

Import BIF file path: ./HelloWorld_system.bif Browse...

Basic

Security

Output BIF file path: ./HelloWorld_system.bif Browse...

UDF data: Browse...

☐ Split
 Output format: BIN


Output path: ./HelloWorld_system/_ide/bootimage/BOOT.bin Browse...

Boot image partitions

File path	Encrypted	Authenticated	
./fsbl.elf	none	none	Add
./_bit	none	none	Delete
./_HelloWorld.elf	none	none	Edit
			Up


?
Preview BIF Changes
Create Image
Cancel

Figure 3: Create Boot Image

 Add partition
 ✕

Add new boot image partition

Add new boot image partition



File path: Browse...

Partition type: pmu (loaded by bootrom) ▾

Destination Device: PS ▾ Destination CPU: A53 0 ▾

Authentication: none ▾ Encryption: none ▾

Checksum: none ▾

Presign: Browse...

Key file: Browse...

Other

Alignment: Offset:

Reserve: Load:

Startup:

Advanced

Exception Level ELO ▾

☐ Enable Trust Zone

?
OK
Cancel

Figure 4: Add pmu to boot image

3.5 Running Software Applications

This section describes how to run software applications on the Mercury XU5 SoC module. The steps are generic, and apply to the software example templates in the Vitis IDE.

Step	Description
1	<p>Create a run configuration for the application in Vitis IDE 2022.1:</p> <ol style="list-style-type: none"> Right click the previously generated application (e.g. HelloWorld) under the system project (e.g. HelloWorld_system) and select Run As → Run Configurations... Right-click Single Application Debug and hit New Configuration or double-click on it Enter a run configuration name in the Name field (e.g. HelloWorld) and hit Apply Application tab (see Figure 5): <ol style="list-style-type: none"> Enable psu_cortexa53_0 checkbox In the Project Name field click browse and select an application (e.g. HelloWorld) In the Application field click search and select an .elf file (e.g. HelloWorld.elf) Enable Reset processor checkbox Hit Apply Target Setup tab (see Figure 6): <ol style="list-style-type: none"> For Hardware Platform refer to the corresponding Platform: e.g. <code>\${sdxTcfLaunchFile:project=HelloWorld;fileType=hw;}</code> For Bitstream file field, hit Search... Select Mercury_XU5_PE3.bit and hit OK For PL Device and PS Device, use Auto Detect option Uncheck the "Use FSBL flow for initialisation" In the Initialization File field, hit Search... Select psu_init.tcl and hit OK Enable checkboxes Reset entire system, Reset APU, Program FPGA, Run psu_init and PL Powerup Hit Apply
2	<p>Make sure the Hardware is configured according to Section 3.2:</p> <ul style="list-style-type: none"> → Connect the 12 V DC power supply plug to the power connector of the Mercury+ PE3 base board (see label 12 V DC in Figure 2). → With a serial console program e.g. Tera Term connect to the COM port that corresponds to the Serial Converter B. For issues related to UART, refer to Section 5.4.
3	<p>Start the application by clicking the Run button.</p> <p>This method of starting the application resets the entire system, executes the required initialization for the PS, powers up the PL, configures the PL with the specified bitstream and downloads the application program to the ARM processor.</p> <p>In some test setup cases it was observed that the Vitis tool was not able to start a second run session without a hardware reset. If required, power off and on the base board and restart the run configuration.</p> <p>For issues related to JTAG, refer to Section 5.3.</p>

Table 7: Running an Application Step-By-Step Guide

After the PL is successfully configured, the **DONE** LED should be lit. When the application is running

The screenshot shows the 'Run Configurations' dialog in VS Code. The left sidebar lists the configurations: 'Single Application Debug' (selected), 'HelloWorld', 'Single Application Debug (GDB)', and 'SPM Analysis'. The main pane shows the configuration for 'HelloWorld'. The 'Name' field is 'HelloWorld'. The 'Stop at' dropdown is set to 'main'. The 'Summary' table lists the download status for various components. The 'Project' field is 'HelloWorld', and the 'Application' field is 'Debug/HelloWorld.elf'. The 'Reset processor' checkbox is checked. The 'Advanced Options' section has an 'Edit...' button. The bottom of the dialog shows 'Filter matched 4 of 4 items' and buttons for 'Revert', 'Apply', 'Run', and 'Close'.

Download	Processor	Project	Application	Details
<input checked="" type="checkbox"/>	psu_cortexa53_0	HelloWorld	Debug/HelloWorld.elf	reset = true, stop at entry = false, relocate...
<input type="checkbox"/>	psu_cortexa53_1			reset = true, stop at entry = false, relocate...
<input type="checkbox"/>	psu_cortexa53_2			reset = true, stop at entry = false, relocate...
<input type="checkbox"/>	psu_cortexa53_3			reset = true, stop at entry = false, relocate...
<input type="checkbox"/>	psu_cortexi5_0			reset = true, stop at entry = false, relocate...
<input type="checkbox"/>	psu_cortexi5_1			reset = true, stop at entry = false, relocate...
<input type="checkbox"/>	psu_pmu_0			reset = true, stop at entry = false, relocate...

Run Configurations

Create, manage, and run configurations
Debug a program using Application Debugger.

Name: HelloWorld

type filter text

- Single Application Debug
 - HelloWorld**
 - Single Application Debug (GDB)
 - SPM Analysis

Hardware Platform:

Bitstream File:

PL Device:

PS Device:

☐ Use FSBL flow for initialization

Initialization File:

Summary:

Following operations will be performed before launching the debugger.

1. Resets entire system. Clears the FPGA fabric (PL).
2. Resets and clears APU reset.
3. Program FPGA fabric (PL) using the bit file ().
4. Sources the init tcl file ().
5. Runs psu_init to initialize PS.
6. Request trigger for PL powerup and reset. Required after programming FPGA.
7. The following processors will be reset and suspended.
 - 1) psu_cortexa53_0
8. All processors in the system will be suspended, and Applications will be downloaded to the following processors as specified in the Applications tab.
 - 1) psu_cortexa53_0 ()

☒ Reset entire system

☒ Reset APU

☐ Reset RPU

☐ Enable RPU Split Mode

☒ Program FPGA

☐ Skip Revision Check

☒ Run psu_init

☒ PL Powerup

Filter matched 4 of 4 items

Version 2022.1_v1.0.0, 15.10.2022

4 Boot Configurations

Once a software application has been developed and tested, this can be used to build a boot image for the module.

The boot image contains the FSBL, the bitstream for programming the PL and the software bare-metal application.

In order to use a software application for the boot image, the code must be mapped for execution from the external DDR memory. If the program is mapped to the on-chip memory, it will overwrite the boot loader during execution.

For a fast test of the boot configurations, the pre-generated .bin images may be used for boot, instead of rebuilding the image. You need to select the file corresponding to the Mercury XU5 SoC module variant. Pre-generated binaries for any XU5 variant are released on the XU5 Reference Design Github page.

4.0.1 Generating the Image File

Step	Description
1	<p>Create the boot image from Xilinx Vitis 2022.1 (see Figure 7):</p> <ol style="list-style-type: none">1. Right click on the system project of the application in the Project Explorer2. Select Create Boot Image → Create Image <p>An image will be created for example in <workspace>\HelloWorld_system_ide\bootimage\BOOT.bin.</p>

Table 8: Generating the Boot Image File Step-by-Step Guide

Beside the methods presented in this section, there are additional methods how a boot device can be programmed. Please refer to the Enclustra Build Environment's User Documentation for details [9].

4.1 QSPI Flash Boot

4.1.1 Preparing the Hardware

Step	Description
1	Disconnect the power supply of the Mercury+ PE3 base board(see label 12 V in Figure 2).
2	Disconnect all USB cables from the Mercury+ PE3 base board.
3	<p>Set the configuration DIP switches on the Mercury+ PE3 base board as follows (see label CFG in Figure 2):</p> <ul style="list-style-type: none">• CFG A = [1: ON, 2: OFF, 3: OFF, 4: ON]• CFG B = [1: OFF, 2: OFF, 3: OFF, 4: ON]• CFG C = [1: OFF, 2: ON, 3: OFF, 4: OFF]

Continued on next page...

Step	Description
4	Connect the micro USB cable between your computer and the Mercury+ PE3 base board. Use the micro USB port labeled USBUB in Figure 2.
5	Reconnect the power supply of the Mercury+ PE3 base board(see label 12 V in Figure 2).

Table 9: Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide

4.1.2 Programming the QSPI Flash

Step	Description
1	<p>Program the boot image from Xilinx Vitis 2022.1 (see Figure 7):</p> <ol style="list-style-type: none"> 1. Right click on the system project of the application in the Project Explorer 2. Select Program Flash Vitis will fill out the fields for the selected application automatically. 3. For Flash Type select qspi-x4-single 4. Hit Program and wait for completion <p>The settings in the pictures are for reference only. Note that the configuration file must be selected according to your application.</p>
2*	<p>Optional - if Vitis returns errors during flash programming or if the system does not boot properly, another option is to use Vivado to program the QSPI flash.</p> <ol style="list-style-type: none"> 1. Flow → Open Hardware Manager 2. Click on Open target → Auto Connect 3. Right click on the corresponding MPSoC device in the left bar → Add Configuration Memory Device (see Figure 8) <ol style="list-style-type: none"> (a) For Select Configuration Memory Part choose the memory part according to the Mercury XU5 SoC Module User Manual [4], part type single. This is in most cases s25fl512s-1.8v-qspi-x4-single. (b) Hit OK 4. In Program Configuration Memory Device window (see Figure 9): <ol style="list-style-type: none"> (a) For Configuration file select the boot image generated as described in Section 4.0.1 (b) For Zynq FSBL select the FSBL binary generated with the Platform as described in Section 3.4 (c) In Program Operations section: <ul style="list-style-type: none"> • For Address Range select Entire Configuration Memory Device • Enable checkboxes Erase, Program and Verify • Hit OK and wait for completion <p>The settings in the pictures are for reference only. Note that the memory part and the configuration file must be selected according to your application.</p>

Continued on next page...

Step	Description
3*	<p>Optional - alternatively, Enclustra Module Configuration Tool (MCT) [6] can be used to program the QSPI flash.</p> <p>The procedure implies setting another boot mode than QSPI during flash programming, so that the MPSoC does not try to boot while the flash is being programmed. The other boot mode in this case is eMMC boot, therefore the method will be successful only if the eMMC flash is not programmed.</p> <ol style="list-style-type: none"> 1. Close all other tools that may be connected to the FTDI device (Vivado Hardware Manager, Vitis, UART terminal). 2. Remove the power supply from the Mercury+ PE3 base board (see label 12 V DC in Figure 2). 3. Disconnect all USB cables from the Mercury+ PE3 base board. 4. Set CFG A = [1: ON, 2: ON, 3: OFF, 4: ON] (to select eMMC boot mode) 5. Connect the power supply to the Mercury+ PE3 base board (see label 12 V DC in Figure 2). 6. Perform QSPI flash programming in MCT and close MCT. ⁵ 7. After programming, remove the power supply from the Mercury+ PE3 base board (see label 12 V DC in Figure 2). 8. Set CFG A = [1: ON, 2: OFF, 3: OFF, 4: ON] (to select QSPI boot mode)

Table 10: Programming the QSPI Flash for QSPI Flash Boot Mode Step-by-Step Guide

Program Flash Memory
Program Flash Memory via In-system Programmer.

Project:

Connection:

Device:

Image File:

Offset:

Flash Type:

FSBL File:

☐ Convert ELF to bootloadable SREC format and program

☐ Blank check after erase

☐ Verify after flash

Figure 7: QSPI Flash Programming Settings in Vitis

⁵If MCT fails to enumerate the hardware or the QSPI programming fails, reconnect all USB cables and power and try again.




Figure 8: QSPI Flash Programming Settings in Vivado - Adding the Memory Device




Figure 9: QSPI Flash Programming Settings in Vivado

Warning!

Some Vivado and Vitis tool versions are reporting problems when configuring certain MPSoC devices or when using particular boot modes. Please try different tool versions and check the Xilinx documentation and forums for help on the reported issue.

4.1.3 Booting from the QSPI Flash

Step	Description
1	Check that the hardware configuration is done according to Section 4.1.1.
2	Press the power-on reset button (see label POR in Figure 2) and release it after a second.

Table 11: Booting from the QSPI Flash Step-by-Step Guide

4.2 SD Card Boot

4.2.1 Generating the Image Files

Please refer to Section 4.0.1 describing the steps required to generate a boot image.

4.2.2 Preparing the Hardware

Step	Description
1	Disconnect the power supply of the Mercury+ PE3 base board(see label 12 V in Figure 2).
2	Enable the SD card boot mode (default) by setting the configuration DIP switches on the Mercury+ PE3 base board as follows (see labels CFG A , CFG B , CFG C in Figure 2): <ul style="list-style-type: none">• CFG A = [1: OFF, 2: OFF, 3: OFF, 4: ON]• CFG B = [1: OFF, 2: OFF, 3: OFF, 4: ON]• CFG C = [1: OFF, 2: ON, 3: OFF, 4: OFF]

Table 12: Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide

4.2.3 Programming the SD Card

Step	Description
1	Write the Xilinx SD card boot image to a FAT32 formatted SD card <ol style="list-style-type: none">1. Insert the SD card into the SD card slot of your computer2. Copy the boot image generated for your application to your SD card (directly in the root directory). Note that the name of the image must be preserved.

Table 13: Programming the SD Card for SD Card Boot Mode Step-by-Step Guide

4.2.4 Booting from the SD Card

Step	Description
1	Insert the SD card into the SD card slot of the Mercury+ PE3 base board (see label SD Card in Figure 2).
2	Connect the power supply to the Mercury+ PE3 base board(see label 12 V DC in Figure 2).

Table 14: Booting from the SD Card Step-by-Step Guide

4.3 eMMC Boot

4.3.1 Generating the Image Files

Please refer to Section 4.0.1 describing the steps required to generate a boot image.

4.3.2 Preparing the Hardware

Step	Description
1	Disconnect the power supply of the Mercury+ PE3 base board.
2	Disconnect all USB cables from the Mercury+ PE3 base board.
3	<p>Enable the eMMC boot mode by setting the configuration DIP switches on the Mercury+ PE3 base board as follows (see label CFG in Figure 2):</p> <ol style="list-style-type: none">1. Disconnect all USB cables from the Mercury+ PE3 base board.2. Set CFG A = [1: ON, 2: ON, 3: OFF, 4: ON]3. Connect a USB cable to the micro USB port on the Mercury+ PE3 base board (see label USBUB in Figure 2).4. Connect the power supply to the Mercury+ PE3 base board (see label 12 V in Figure 2).5. Reconnect the UART terminal.

Table 15: Preparing the Hardware for eMMC Mode Step-by-Step Guide

4.3.3 Programming the eMMC

Step	Description
1	<p>Program the boot image from Xilinx Vitis 2022.1 (see Figure 7):</p> <ol style="list-style-type: none">1. Right click on the system project of the application in the Project Explorer2. Select Program Flash Vitis will fill out the fields for the selected application automatically.3. For Flash Type select emmc4. Hit Program and wait for completion <p>The settings in the pictures are for reference only. Note that the configuration file must be selected according to your application.</p> <p>Some Vivado tool versions support eMMC flash programming only in JTAG boot mode. Please check the Mercury XU5 SoC module and the Mercury+ PE3 base board user manuals for details on how to configure this boot mode. If this is not available, please use an alternative method or contact Enclustra for support.</p>

Continued on next page...

Step	Description
2*	<p>Optional - if Vitis returns errors during flash programming or if the system does not boot properly, another option is to use Vivado to program the eMMC.</p> <ol style="list-style-type: none"> Flow → Open Hardware Manager Click on Open target → Auto Connect Right click on the corresponding MPSoC device in the left bar → Add Configuration Memory Device (see Figure 8) <ol style="list-style-type: none"> For Select Configuration Memory Part choose emmc. This is in most cases jedec4.51-16gb-emmc. Hit OK In Program Configuration Memory Device window (see Figure 9): <ol style="list-style-type: none"> For Configuration file select the boot image generated as described in Section 4.0.1 For Zynq FSBL select the FSBL binary generated with the Platform as described in Section 3.4 In Program Operations section: <ul style="list-style-type: none"> For Address Range select Entire Configuration Memory Device Enable checkboxes Erase, Program and Verify Hit OK and wait for completion <p>The settings in the pictures are for reference only. Note that the memory part and the configuration file must be selected according to your application.</p> <p>Some Vivado tool versions support eMMC flash programming only in JTAG boot mode. Please check the Mercury XU5 SoC module and the Mercury+ PE3 base board user manuals for details on how to configure this boot mode. If this is not available, please an alternative method or contact Enclustra for support.</p>

Table 16: Programming the eMMC for eMMC Boot Mode Step-by-Step Guide

Warning!
<p>Some Vivado and Vitis tool versions are reporting problems when configuring certain MPSoC devices or when using particular boot modes. Please try different tool versions and check the Xilinx documentation and forums for help on the reported issue.</p>

4.3.4 Booting from the eMMC

Step	Description
1	Check that the hardware configuration is done according to Section 4.3.2.
2	Press the power-on reset button (see label POR in Figure 2) and release it after a second.

Table 17: Booting from the eMMC Step-by-Step Guide

5 Troubleshooting

5.1 Vivado Issues

- If the changes in the block design (including licenses for special IPs) are not propagated into implementation, open the Hierarchy tab in Vivado and regenerate the block design files:
 1. Right click on the block design file (.bd)
 2. Click on Reset Output Products → Reset
 3. Click on Generate Output Products → Generate → OK
- In Vivado 2019.2 and 2020.1 versions it is not possible to program the PL if the device is not in JTAG boot mode. This should be fixed in 2020.2 and later versions. If you still have issues, please refer to AR75416 for a workaround.
- In Vivado Hardware Manager when connecting to the device or programming it a (critical) warning might appear: "PL Power Status OFF, cannot program PL. Check that POR_B signal is LOW or BOOT mode is JTAG.". This warning usually appears when the device has not been configured yet and the internal PL Power is still disabled. The warning can be ignored usually and does not pop up after the device has been programmed.

5.2 Vitis Issues

- If the platform generation in Vitis is not successful or the generated platform is not selectable for applications:
 1. Close Vitis
 2. delete the workspace folder
 3. Restart Vitis and try creating the platform again.
- If Vitis shows the warning "There's no DDR_1 in the HW design. MMU translation table marks 32 GB DDR..." please check if more than 2GB PS DDR4 memory should be available. For detailed information please check the Xilinx Answer Records and Forum about this warning.

5.3 JTAG Connection Issues

- If the JTAG cable is not detected, the following steps should be followed:
 1. Make sure that the hardware configuration is made according to Section 3.2
 2. If built-in JTAG is used, check that the FTDI device is configured to Xilinx JTAG mode. This can be done using the Enclustra MCT software [6]. More information on the Xilinx JTAG mode configuration on the Mercury+ PE3 base board can be retrieved from the Mercury+ PE3 base board user manual [5].
 3. Check that only one JTAG adapter is active and connected to the hardware at a given moment. Make sure that you are not using both built-in JTAG and Xilinx Platform Cable USB.
 4. Remove the USB connection and the power supply from the Mercury+ PE3 base board and close Vitis
 5. Reconnect the USB and power supply and start Vitis again
 6. Check for UART Connection Issues (refer to Section 5.4)
 7. Reboot the computer if the problem persists
- If no device is detected, shutdown the hw_server process e.g. in the Windows Task Manager and try again.

5.4 UART Connection Issues

- If the computer is not able to recognize the USB UART on the Mercury+ PE3 base board:
 1. Check that the USB cable is connected properly
 2. Check that the FTDI VCP drivers are installed
 - (a) Disconnect all JTAG connections
 - (b) Open Device Manager
 - (c) Universal Serial Bus controllers → USB Serial Converter A/B → Properties → Advanced tab → enable Load VCP checkbox
 - (d) Reboot the computer if the COM port is still not detected
 3. Reinstall the FTDI drivers if the problem persists
- If the computer does not output any character in the terminal program:
 1. Check that the FTDI device is set to UART mode:
 - (a) Download and open FT_Prog utility (this is a third party tool offered by the FTDI company to configure FTDI devices)
 - (b) DEVICES → Scan and Parse
 - (c) Check that for Port A and B the RS232 UART property is true
 2. Check that the baud rate for the UART in the block design matches the baud rate set in the terminal program
 3. Make sure that Enclustra MCT software is not open. After closing it, unplug and plug in again the USB cable corresponding to the UART communication.

5.5 QSPI Boot Issues

- If the Mercury XU5 SoC module is not able to boot from the QSPI flash:
 1. Use Vivado to program the flash
 - (a) Make sure that the Memory Device part type is correctly selected
 - (b) Make sure Erase and Program options are enabled
 - (c) Select Entire Configuration Memory Device for Address Range
 2. If the problem persists, a possible solution is to first erase the flash, and then program it either from Vivado or Vitis

Please refer to Section 4.1.2 for details on QSPI flash programming.

5.6 Emmc Boot Issues

- If the Mercury XU5 SoC module is not able to boot from the eMMC flash:
 1. Use Vivado to program the eMMC
 - (a) Make sure that the Memory Device part type is correctly selected
 - (b) Make sure Erase and Program options are enabled
 - (c) Select Entire Configuration Memory Device for Address Range
 2. If the problem persists, a possible solution is to first erase the eMMC, and then program it either from Vivado or Vitis

Please refer to Section 4.3.3 for details on eMMC flash programming.

- With Xilinx 2020.1 tool version eMMC programming gets stuck and does not progress further. A possible workaround is to use tool version 2019.2 and select the binaries and FSBL generated with 2020.1.

5.7 MCT Issues

- If the Mercury XU5 SoC module is not enumerated in the MCT:
 1. Detach all USB cables and power
 2. Close all other tools that may be connected to the FTDI device (Vivado Hardware Manager, Vitis, UART terminal).
 - (a) Force close the hw_server process if it is not closed by Vivado/Vitis after closing the hardware server.
 3. Configure the boot mode according to section 3.2 and try again.
- Boot from QSPI fails after programming:
 1. Detach all USB cables and power
 2. Configure the hardware to boot from the QSPI flash according to section 4.1.2.
 3. Reattach USB cable and power accordingly and try again.

5.8 Program eMMC Issues

- If eMMC programming procedure of the Mercury XU5 SoC module sticks and is therefore not able to be programmed please refer to AR67157 for a workaround.

List of Figures

1	Hardware Block Diagram	7
2	Mercury+ PE3 Base Board Assembly Drawing (Top View)	13
3	Create Boot Image	17
4	Add pmu to boot image	18
5	Run Configurations Settings - Application Tab	20
6	Run Configurations Settings - Target Setup Tab	20
7	QSPI Flash Programming Settings in Vitis	23
8	QSPI Flash Programming Settings in Vivado - Adding the Memory Device	24
9	QSPI Flash Programming Settings in Vivado	24

List of Tables

2	UART Configuration	9
3	PL Firmware I/O Configuration	10
4	Hardware Setup Step-By-Step Guide	14
5	FPGA Bitstream Generation Step-By-Step Guide	15
6	Vitis Workspace Preparation Step-By-Step Guide	16
7	Running an Application Step-By-Step Guide	19
8	Generating the Boot Image File Step-by-Step Guide	21
9	Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide	22
10	Programming the QSPI Flash for QSPI Flash Boot Mode Step-by-Step Guide	23
11	Booting from the QSPI Flash Step-by-Step Guide	25
12	Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide	25
13	Programming the SD Card for SD Card Boot Mode Step-by-Step Guide	25
14	Booting from the SD Card Step-by-Step Guide	25
15	Preparing the Hardware for eMMC Mode Step-by-Step Guide	26
16	Programming the eMMC for eMMC Boot Mode Step-by-Step Guide	27
17	Booting from the eMMC Step-by-Step Guide	27

References

- [1] Vivado Design Suite User Guide, Embedded Processor Hardware Design, UG898, Xilinx, 2019
- [2] Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics, DS925, Xilinx 2019
- [3] Zynq UltraScale+ MPSoC: Embedded Design Tutorial, A Hands-On Guide to Effective Embedded System Design, UG1209, Xilinx, 2019
- [4] Mercury XU5 SoC Module User Manual
→ Ask Enclustra for details
- [5] Mercury+ PE3 Base Board User Manual
→ Ask Enclustra for details
- [6] Enclustra Module Configuration Tool (MCT)
<https://www.enclustra.com/en/products/tools/module-configuration-tool/>
- [7] FTDI FT_PROG Utility
https://ftdichip.com/utilities/#ft_prog
- [8] Enclustra Modules Heat Sink Application Note
→ Ask Enclustra for details
- [9] Enclustra Build Environment
<https://github.com/enclustra-bsp/bsp-Xilinx>
- [10] Enclustra Application Notes
<https://github.com/enclustra/I2CApNote>
<https://github.com/enclustra/GigabitEthernetApNote>