

AMERICAN INTERNATIONAL UNIVERSITY BANGLADESH

Faculty of Engineering



Laboratory Report Cover Sheet

Students must complete all details except the faculty use part.

Please submit all reports to your subject supervisor or the office of the concerned faculty.

Lab Title: Deriving logic equations and truth table from a given statement or expression and construction of combinational circuits.

Experiment Number: 02 Due Date: 11/10/2023 Semester: Fall 2022-2023

Subject Code: EEE3102 Subject Name: DIGITAL LOGIC AND CIRCUITS LAB Section: L

Course Instructor: NUZAT NUARY ALAM Degree Program: B.Sc. CSE

Declaration and Statement of Authorship:

1. I/we hold a copy of this report, which can be produced if the original is lost/ damaged.
2. This report is my/our original work and no part of it has been copied from any other student's work or from any other source except where due acknowledgement is made.
3. No part of this report has been written for me/us by any other person except where such collaboration has been authorized by the lecturer/teacher concerned and is clearly acknowledged in the report.
4. I/we have not previously submitted or currently submitting this work for any other course/unit.
5. This work may be reproduced, communicated, compared and archived for the purpose of detecting plagiarism.
6. I/we give permission for a copy of my/our marked work to be retained by the school for review and comparison, including review by external examiners.

I/we understand that

7. Plagiarism is the presentation of the work, idea or creation of another person as though it is your own. It is a form of cheating and is a very serious academic offence that may lead to expulsion from the University. Plagiarized material can be drawn from, and presented in, written, graphic and visual form, including electronic data, and oral presentations. Plagiarism occurs when the origin of the material used is not appropriately cited.
8. Enabling plagiarism is the act of assisting or allowing another person to plagiarize or to copy your work.

Group Number (if applicable): 6

Individual Submission

Group Submission

No.	Student Name	Student Number	Student Signature	Date
Submitted by:				
<u>1</u>				
Group Members:				
<u>2</u>				
<u>3</u>				
<u>4</u>				
<u>5</u>				

For faculty use only:

Total Marks: _____ Marks Obtained: _____

Faculty comments _____

Title: Deriving logic equations and truth table from a given statement or expression and construction of combinational circuits

Abstract:

This experiment is designed to-

1. Help students implement the logic circuits derived from a given statement in the breadboard using gate ICs and observe whether the output verifies the truth table of the given logic statement or not.
2. Perform relevant theoretical work by deriving the logic circuit and truth table from the given logic equation/statement and get familiarized with Boolean algebra and De Morgan's law.
3. Simplify the logic expressions with K-Map and verify accuracy by breadboard implementation.

Introduction:


From any given logic statement, it is possible to construct a digital logic circuit. The first step in this process is to construct a truth table and then determine a standard SOP (sum of products) or POS (product of sums). At the same time, it is also possible to derive a logic expression from a given combinational circuit diagram by observing the individual logic operations performed in the circuit and matching them with their corresponding logic gates. Expressions are simplified using Boolean algebra and De Morgan's law or K-Map to reduce the number of gates used. Then the circuit is implemented in the breadboard using gate ICs and observed whether the output verifies the truth table of the given statement.


This experiment shows the students a practical verification of deriving logic equations and truth table from combinational circuits. Knowing how to derive logic equations and truth table from combinational circuits helps a person with detecting the output logic expressions from any unknown logic circuit.

Theory and Methodology:


Combinational circuits are built with logic gates and other components. It does not include any values to be taken from a previous state of the circuit. Designing such a combinational digital system requires use of one of the following methods:

1. If a problem statement is given, the following steps will help designing the system





2. Or if an expression is given, the following steps will help in designing the system



Some useful definitions related to these procedures are given below:

Boolean algebra: In Boolean algebra, a variable is a symbol used to represent an action, a condition, or data. A single variable can only have a value of 1 or 0.

- 1. Variable:** A symbol used to represent a logical quantity that can have a value of 1 or 0, usually designated by an italic letter.
- 2. Complement:** The inverse or opposite of a number. In Boolean algebra, the inverse function, expressed with a bar over the variable.
- 3. Sum term:** The Boolean sum of two or more literals equivalent to an OR operation
- 4. Product term:** The Boolean product of two or more literals equivalent to an AND operation.
- 5. Sum of Products (SOP):**

When two or more product terms are summed by boolean addition, the resulting expression is a sum of product. Ex.

Implementing an SOP expression simply requires ORing the outputs of two or more AND gates. A product term is produced by an AND operation, and the sum (addition) of two or more product terms is produced by an OR operation. Therefore, an SOP expression can be implemented by AND-OR logic in which the outputs of a number (equal to the number of product terms in the expression) of AND gates connect to the inputs of an OR gate.

A standard SOP expression is one in which all the variables in the domain appear in each product term. Ex.

Standard SOP expressions are important in constructing truth-tables and in Karnaugh map simplification method.

The SOP expression is equal to 1 only if one or more of the product terms in the expression is equal to 1.

6. Product of Sums (POS):

When two or more sum terms are multiplied, the resulting expression is a product of sums (POS). Ex.

Implementing a POS expression simply requires ANDing the outputs of two or more OR gates. A sum term is produced by an OR operation, and the product of two or more sum terms is produced by an AND operation. Therefore, a POS expression can be implemented by logic in which the outputs of a number (equal to the number of sum terms in the expression) of OR gates connect to the inputs of an AND gate.

A standard POS expression is one in which all the variables in the domain appear in each sum term in the expression. Ex.

A POS expression is equal to 0 only if one or more of the sum terms in the expression is equal to 0.

7. Karnaugh Map:

A Karnaugh map provides a systematic method for simplifying Boolean expressions and, if properly used, will produce the simplest SOP or POS expression possible le, known as the minimum expression.

A Karnaugh map is similar to a truth table because it presents all of the possible values of input variables and the resulting output of each valued. Instead of being organized into columns and rows like truth table, the Karnaugh map is an array of cells in which each cell presents binary value of the input variables. The cells are arranged in a way so that the simplification of a given expression is simply a matter of properly grouping the cells. Karnaugh maps can be used for expressions with two, three, four and five variables. The number of cells in a Karnaugh map is

equal to the total number of possible input variable combinations as is the number of rows in a truth table.

Problem1. A Building has 4 floors which share the same water tank for water supply. In order to start the motor, each floor has a designated switch- Ground Floor with switch A, 1st Floor with switch B, 2nd Floor with switch C and 3rd Floor with switch D. The motor starts if someone presses the switch from the 3rd floor or from both ground and 2nd floor or from 1st and 2nd floor. Your job is to design the system.

Problem2. For the expression $(AB+AC)' + A'B'C$, find the truth-table and the logic gate diagram, reduced expression using K-MAP.

Pre-Lab Homework: Students must study the Boolean algebra rules and De Morgan's Law. They should also study how to derive truth table from logic expressions. They need to perform simulation of the circuits shown in the circuit diagram sections using PSIM and MUST present the simulation results to the instructor before the start of the experiment.

Apparatus:

1. Digital trainer board
2. IC 7432:1 pcs
3. IC 7408:1 pcs
4. IC 7404:2 pcs
5. IC 7402:1 pcs
6. IC 7400:1 pcs
7. IC 7486:1 pcs
8. Connecting wires

Precaution: The IC contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages. For proper operation, V_{in} and V_{out} should be constrained to the range GND to V_{CC}. Connect the ICs according to their pin configuration carefully and use connecting the wires with the ICs to make sure that they are firmly connected. Check whether all the data switches and output showing LEDs are working.

Experimental Procedure:

Problem1:

Truth table:

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

K-Map:


CD \ AB	00	01	11	10
00	0	1	1	0
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1

Simplified Boolean Expression:

$$Y = AC + BC + D$$


Simulation and Measurement:

Simulations




A=0, B=0, C=0, D=0


Hardware




A=0, B=0, C=0, D=0




A=0, B=0, C=0, D=1




A=0, B=0, C=0, D=1




A=0, B=0, C=1, D=0




A=0, B=0, C=1, D=0




A=0, B=0, C=1, D=1




A=0, B=0, C=1, D=1




A=0, B=1, C=0, D=0




A=0, B=1, C=0, D=0




A=0, B=1, C=0, D=1




A=0, B=1, C=0, D=1




A=0, B=1, C=1, D=0




A=0, B=1, C=1, D=0




A=0, B=1, C=1, D=1




A=0, B=1, C=1, D=1




A=1, B=0, C=0, D=0




A=1, B=0, C=0, D=0




A=1, B=0, C=0, D=1




A=1, B=0, C=0, D=1




A=1, B=0, C=1, D=0




A=1, B=0, C=1, D=0




A=1, B=0, C=1, D=1




A=1, B=0, C=1, D=1




A=1, B=1, C=0, D=0




A=1, B=1, C=0, D=0




A=1, B=1, C=0, D=0




A=1, B=1, C=0, D=0



A=1, B=1, C=1, D=0



A=1, B=1, C=1, D=0



Problem2:

Given Expression:


$$\begin{aligned}
 & \overline{(AB + AC)} + \bar{A}\bar{B}C \\
 & = \overline{AB}\overline{AC} + \bar{A}\bar{B}C \\
 & = (\bar{A} + \bar{B}) + (\bar{A} + \bar{C}) + \bar{A}\bar{B}C \\
 & = \bar{A} + \bar{A}\bar{C} + \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{B}C \\
 & = \bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} \\
 & = \bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}
 \end{aligned}$$

SOP: $\bar{A}BC + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$

Truth Table:



A	B	C	Y	Min-Term
0	0	0	1	$\bar{A}\bar{B}\bar{C}$
0	0	1	1	$\bar{A}\bar{B}C$
0	1	0	1	$\bar{A}B\bar{C}$
0	1	1	1	$\bar{A}BC$
1	0	0	1	$A\bar{B}\bar{C}$
1	0	1	0	$A\bar{B}C$
1	1	0	0	$AB\bar{C}$
1	1	1	0	ABC

K-Map:





Simplified SOP: $Y = \bar{A} + \bar{B}\bar{C}$

Simulation and Measurement:





A=0, B=0, C=0

A=0, B=0, C=0




A=0, B=0, C=1

A=0, B=0, C=1




A=0, B=1, C=0


A=0, B=1, C=0




A=0, B=1, C=1




A=0, B=1, C=1




A=1, B=0, C=0




A=1, B=0, C=0




A=1, B=0, C=1




A=1, B=0, C=1




A=1, B=1, C=0



A=1, B=1, C=0



A=1, B=1, C=1



A=1, B=1, C=1

Results and Discussion:


Students will implement the circuit in the Trainer Board and match the theoretically obtained truth table by matching outputs for individual input configurations. If the practically obtained truth table does not match, they will also investigate the errors.

Students will summarize the experiment and discuss it as a whole. They will observe that the method of deriving logic equations and truth tables is valid and effective. They will also see whether they can make the circuit efficient by reducing the number of gates used. They will also include any limitations of the process. If the connection is not loose, gates are properly biased, all the output LEDs are working and the ICs that are being used are not broken; and then the practically obtained truth table should exactly match the theoretical one. Which will, in turn validate the process.


Report Questions:

1. (i) Equation: $Y = AC + BC + D$


Simulation and Measurement (Using NAND Gate):




$$A=0, B=0, C=0, D=0$$




$$A=0, B=0, C=0, D=1$$




$$A=0, B=0, C=1, D=0$$




$$A=0, B=0, C=1, D=1$$




A=0, B=1, C=0, D=0




A=0, B=1, C=1, D=0




A 1 B 0 C 0 D 0




The image shows the Windows taskbar at the bottom of a computer screen. It features several pinned icons, including the Start button, File Explorer, Task View, Settings, Control Panel, File History, Task Scheduler, and others. A search bar is also present on the left side of the taskbar.




The image shows the Windows taskbar at the bottom of a computer screen. It features a search bar labeled "Search" and several pinned icons for applications like File Explorer, Control Panel, and the Start button. The taskbar is white with blue accents.




A=0, B=1, C=0, D=1




A=0, B=1, C=1, D=1




A 1 B 0 C 0 D 1




The image shows the Windows taskbar at the bottom of a computer screen. It features a search bar on the left and several pinned icons for applications like File Explorer, Edge, and Control Panel. The icons are arranged horizontally across the bar.



The image shows the Windows taskbar at the bottom of a computer screen. It features several pinned icons for frequently used applications, including File Explorer, Microsoft Edge, and the Start button. The taskbar is light-colored with dark borders.




A=1, B=1, C=1, D=0




A=1, B=1, C=1, D=1


Simulation and Measurement (Using NOR Gate):




A=0, B=0, C=0, D=0




A=0, B=0, C=0, D=1




A=0, B=0, C=1, D=0




A=0, B=0, C=1, D=1




A=0, B=1, C=0, D=0




A=0, B=1, C=0, D=1




A=0, B=1, C=1, D=0




A=0, B=1, C=1, D=1




A=1, B=0, C=0, D=0




A=1, B=0, C=0, D=1




A=1 B=0 C=1 D=0




A=1 B=0 C=1 D=1




A=1 B=1 C=0 D=0



A=1 B=1 C=0 D=1




A=1 B=1 C=1 D=0




A=1 B=1 C=1 D=1

$$(ii) \text{ Equation: } Y = \overline{A} + \overline{B}\overline{C}$$


Simulation and Measurement (Using NAND Gate):




A=0, B=0, C=0




A=0, B=0, C=1




A=0, B=1, C=0




A=0, B=1, C=1




A=1, B=0, C=0



A=1, B=0, C=1




A=1, B=1, C=0




A=1, B=1, C=1


Simulation and Measurement (Using NOR Gate):




A=0, B=0, C=0




A=0, B=0, C=1




A=0, B=1, C=0




A=0, B=1, C=1




A=1, B=0, C=0



A=1, B=0, C=1



A=1, B=1, C=0



A=1, B=1, C=1


2. Given expression:

$$\begin{aligned}ABC + \overline{ABC} + \bar{A}\bar{B}C + A\bar{B}C + A(\bar{B} + C) \\= ABC + \overline{ABC} + \bar{A}\bar{B}C + A\bar{B}C + A\bar{B} + AC \\= BC(A + \bar{A}) + A\bar{B}(C + 1) + AC + \overline{ABC} \\= BC + A\bar{B} + AC + \bar{A}C + \bar{B}C \\= C(B + \bar{B}) + C(A + \bar{A}) + A\bar{B} \\= A\bar{B} + C\end{aligned}$$


Truth Table:

A	B	C	\bar{B}	$A\bar{B}$	$A\bar{B} + C$
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	1	0	0	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	0	0	1


Simulation and Measurement:




A=0, B=0, C=0




A=0, B=0, C=1




A=0, B=1, C=0




A=0, B=1, C=1




A=1, B=0, C=0



A=1, B=0, C=1



A=1, B=1, C=0



A=1, B=1, C=1


3. Given Expression:

$$\begin{aligned} & ABC + AB + AC \\ & = AB(C+1) + AC \\ & = AB + AC \\ & = A(B+C) \end{aligned}$$


Truth Table:

A	B	C	A(B+C)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


Simulation and Measurement:




A=0, B=0, C=0




A=0, B=0, C=1




A=0, B=1, C=0




A=0, B=1, C=1




A=1, B=0, C=0



A=1, B=0, C=1



A=1, B=1, C=0



A=1, B=1, C=1

References:

1. Thomas L. Floyd, “Digital Fundamentals”, available Edition, Prentice Hall International Inc.