

Title: Design of a Digital to Analog and Analog to Digital Converters.

Part I: Design of a Digital to Analog Converter

Introduction:

This lab describes the design of a Digital to Analog Converter (DAC). Two types of design are shown in this lab, binary weighted DAC and R/2R ladder DAC design. Finally student will compare both the design to conclude which design is efficient and why.

Theory and Methodology:

One common requirement in electronics is to convert signals back and forth between analog and digital forms. Most such conversions are ultimately based on a *digital-to-analog converter* circuit. Therefore, it is worth exploring just how we can convert a digital number that represents a voltage value into an actual analog voltage.

Digital-to-Analog Converters


In electronics, a digital-to-analog converter (DAC, D/A, D2A or D-to-A) is a function that converts digital data (usually binary) into an analog signal (current, voltage, or electric charge). An analog-to-digital converter (ADC) performs the reverse function. Unlike analog signals, Digital data can be transmitted, manipulated, and stored without degradation, albeit with more complex equipment. But a DAC is needed to convert the digital signal to analog, for example to drive an earphone or loudspeaker amplifier and produce sound (analog air pressure waves).

DACs and their inverse, ADCs, are part of an enabling technology that has contributed greatly to the 'digital revolution'. To illustrate this, consider a typical long-distance telephone call. The callers voice is converted into an analog electrical signal by a microphone. The analog signal is then converted to a digital stream by an ADC. That digital stream is then divided into packets where it will be mixed with other digital data, not necessarily audio. The digital packets are then sent to the destination, but each packet may take a completely different route and may not even arrive at the destination in the correct time order. The digital voice data is then extracted from the packets and assembled into a digital data stream. A DAC converts it into an analog electrical signal which drives an audio amplifier which in turn drives a loudspeaker which finally produces sound. Of course, this is a simplified and stylized description, but it does illustrate one vital role of ADCs and DACs.

There are several DAC architectures; the suitability of a DAC for a particular application is determined by six main parameters: physical size, power consumption, resolution, speed, accuracy, cost. Due to the complexity and the need for precisely matched components, all but the most specialist DACs are implemented as integrated circuits (ICs). Digital-to-analog conversion can degrade a signal, so a DAC should be specified that has insignificant errors in terms of the application.

DACs are commonly used in music players to convert digital data streams into analogue audio signals. They are also used in televisions and mobile phones to convert digital video

data into analog video signals which connect to the screen drivers to display monochrome or color images. These two applications use DACs at opposite ends of the speed/resolution trade-off. The audio DAC is a low-speed high resolution type while the video DAC is a high-speed low to medium resolution type. Discrete DACs would typically be extremely high-speed low-resolution power-hungry types, as used in military radar systems. Very high-speed test equipment, especially sampling oscilloscopes, may also use discrete DACs.



A digital-to-analog converter, or DAC for short, converts a digitally coded number to a voltage proportional to the number. For example, if a number N is supplied to a DAC, the output voltage will be proportional to N : $V_{out} = N \times B$. The constant of proportionality, B , is normally determined from the ratio of the reference voltage, V_{ref} , and the maximum value that N can have, N_{max} , $B = V_{ref} / N_{max}$ so that $V_{out} = V_{ref} N / N_{max}$. A common way to make a DAC is with an OpAmp circuit. Recall the circuit for the summing amplifier.

Binary Weighted Digital-to-Analog Converter:

The following circuit is a basic digital-to-analog (D to A) converter. It assumes a 4-bit binary number in Binary-Coded Decimal (BCD) format, using +5 volts as a logic 1 and 0 volts as a logic 0. It will convert the applied BCD number to a matching (inverted) output voltage. The digits 1, 2, 4, and 8 refer to the relative weights assigned to each input. Thus, 1 is the Least Significant Bit (LSB) of the input binary number, and 8 is the Most Significant Bit (MSB).




Fig1: Binary Weighted Digital to Analog converter.

If the input voltages are accurately 0 and +5 volts, then the "1" input will cause an output voltage of $-5 \times (4k/20k) = -5 \times (1/5) = -1$ volt whenever it is a logic 1. Similarly, the "2," "4," and "8" inputs will control output voltages of -2, -4, and -8 volts, respectively. As a result, the output voltage will take on one of 10 specific voltages, in accordance with the input BCD code.

Unfortunately, there are several practical problems with this circuit. First, most digital logic gates do not accurately produce 0 and +5 volts at their outputs. Therefore, the resulting analog voltages will be close, but not really accurate. In addition, the different input resistors will load the digital circuit outputs differently, which will almost certainly result in different voltages being applied to the summer inputs.

R/2R Ladder Digital-to-Analog Converter:

This improved circuit overcomes the problem of using many resistors. Instead, it uses only two valued resistors.




Fig 2: R/2R Ladder DAC

The circuit above performs D to A conversion a little differently. Typically the inputs are driven by CMOS gates, which have low but equal resistance for both logic 0 and logic 1. Also, if we use the same logic levels, CMOS gates really do provide +5 and 0 volts for their logic levels.

The input circuit is a remarkable design, known as an R-2R ladder network. It has several advantages over the basic summer circuit we saw first:

1. Only two resistance values are used anywhere in the entire circuit. This means that only two values of precision resistance are needed, in a resistance ratio of 2:1. This requirement is easy to meet, and not especially expensive.
2. The input resistance seen by each digital input is the same as for every other input. The actual impedance seen by each digital source gate is $3R$. With a CMOS gate resistance of 200 ohms, we can use the very standard values of 10k and 20k for our resistors.

3. The circuit is indefinitely extensible for binary numbers. Thus, if we use binary inputs instead of BCD, we can simply double the length of the ladder network for an 8-bit number (0 to 255) or double it again for a 16-bit number (0 to 65535). We only need to add two resistors for each additional binary input.

4. The circuit lends itself to a non-inverting circuit configuration. Therefore, we need not be concerned about intermediate inverters along the way. However, an inverting version can easily be configured if that is appropriate.

Apparatus:

- | | |
|---------------------------|---------|
| 1) IC741 OPAMP | 1[pcs] |
| 2) Resistors as required. | 14[pcs] |
| 3) Oscilloscope. | |

Part II: Design of a flash Analog to Digital Converter

Introduction:

Flash analog-to-digital converters, also known as parallel ADCs, are the fastest way to convert an analog signal to a digital signal. Flash ADCs are ideal for applications requiring very large bandwidth, but they consume more power than other ADC architectures and are generally limited to 8-bit resolution. This tutorial will discuss flash converters and compare them with other converter types.

In this experiment, students will learn how flash ADC works by implementing a 2 bit flash ADC.

Theory and Methodology:

Flash converters are extremely fast compared to many other types of ADCs which usually narrow in on the "correct" answer over a series of stages. Compared to these, a Flash converter is also quite simple and, apart from the analog comparators, only requires logic for the final conversion to binary.

For best accuracy often a sample-and-hold circuit is inserted in front of the ADC input. This is needed for many ADC types (like successive approximation ADC), but for Flash ADCs there is no real need for this, because the comparators are the sampling devices.

A Flash converter requires a huge number of comparators compared to other ADCs, especially as the precision increases. A Flash converter requires $2^n - 1$ comparators for an n -bit conversion. The size, power consumption and cost of all those comparators make Flash converters generally impractical for precisions much greater than 8 bits (255 comparators). In place of these comparators, most other ADCs substitute more complex logic and/or analog circuitry which can be scaled more easily for increased precision.

Implementation:




Fig1: A 2-bit Flash ADC Example Implementation with Bubble Error Correction and Digital Encoding

Flash ADCs have been implemented in many technologies, varying from silicon based bipolar (BJT) and complementary metal oxide FETs (CMOS) technologies to rarely used III- V technologies. Often this type of ADC is used as a first medium sized analog circuit verification.

The earliest implementations consisted of a reference ladder of well-matched resistors connected to a reference voltage. Each tap at the resistor ladder is used for one comparator, possibly preceded by an amplification stage, and thus generates a logical '0' or '1' depending if the measured voltage is above or below the reference voltage of the resistor tap. The reason to add an amplifier is twofold: it amplifies the voltage difference and therefore suppresses the comparator offset, and the kick-back noise of the comparator towards the reference ladder is also strongly suppressed. Typically designs from 4-bit up to 6-bit, and sometimes 7-bit are produced.

Designs with power-saving capacitive reference ladders have been demonstrated. In addition to clocking the comparator(s), these systems also sample the reference value on the input stage. As the sampling is done at a very high rate, the leakage of the capacitors is negligible.

Recently, offset calibration has been introduced into flash ADC designs. Instead of high precision analog circuits (which increase component size to suppress variation) comparators with relatively large offset errors are measured and adjusted. A test signal is applied and the offset of each comparator is calibrated to below the LSB size of the ADC.

Another improvement to many flash ADCs is the inclusion of digital error correction. When

the ADC is used in harsh environments or constructed from very small integrated circuit processes, there is a heightened risk a single comparator will randomly change state resulting in a wrong code. Bubble error correction is a digital correction mechanism that will prevent a comparator that has, for example, tripped high from reporting logic high if it is surrounded by comparators that are reporting logic low.

This circuit is the simplest to understand. It is constructed from a series of comparators, each one comparing the input signal to a unique reference voltage. The comparator outputs connect to the inputs of a priority encoder circuit, which then produces a binary output. The following illustration shows a Flash ADC 2-bit circuit:






Fig 2: A 2 bit flash ADC.

An N bit flash ADC requires $2^N - 1$ number of comparators.

Vref is a stable reference voltage provided by a precision voltage regulator as part of the converter circuit, not shown in the schematic. As the analog input voltage exceeds the reference voltage at each comparator, the comparator outputs will sequentially saturate to a high state. The priority encoder generates a binary number based on the highest-order active input, ignoring all other active inputs.

IC Pin Configurations:



Procedure:

Part1: Design of a Digital to Analog Converter (Part I)


1. First setup the binary weighted digital to analog converter as shown in Figure 1 on the breadboard.
2. Place D0, D1, D2 and D3 respectively in the following sequence 1010. The output was observed on the oscilloscope.
3. Again, the R/2R ladder was setup on the breadboard.
4. Step 2 was repeated for the R/2R DAC.

Part2: Design of a flash Analog to Digital Converter (Part II)

1. A 2-bit flash ADC was constructed as shown in Figure 4.
2. Output values were recorded for different input values.
3. Output waveforms were drawn for various inputs.


Hardware:

Binary Weighted DAC:




$$D_3 = 1, D_2 = 0, D_1 = 0, D_0 = 1, V_{out} = -5.64V$$

D_3	D_2	D_1	D_0	V_{out}
0	0	0	0	0
0	0	0	1	0.2824
0	0	1	0	0.620
0	0	1	1	0.9024
0	1	0	0	1.369
0	1	0	1	1.6514
0	1	1	0	1.989
0	1	1	1	2.2714
1	0	0	0	2.970
1	0	0	1	3.2524
1	0	1	0	3.59
1	0	1	1	3.8094
1	1	0	0	4.329
1	1	0	1	4.6214
1	1	1	0	4.959
1	1	1	1	5.2414





Graph: Simulation vs Hardware

R/2R Ladder DAC:




$$D_3 = 0, D_2 = 1, D_1 = 0, D_0 = 0, V_{out} = -5.64V$$



Graph: Simulation vs Hardware

Simulation:

Part-1:














Figure 05: Binary Weighted Digital to Analog converter








Figure 06: R/2R Ladder DAC


Part-2:




$V_{ref} = 4V$, $V_{in} = 0.25V$, Output = $A_2 = 0$, $A_1 = 0$, $A_0 = 0$ (Decimal 0)



$V_{ref} = 4V$, $V_{in} = 1.25V$, Output = $A_2 = 0$, $A_1 = 0$, $A_0 = 1$ (Decimal 1)



$V_{ref} = 4V$, $V_{in} = 2.25V$, Output = $A_2 = 0$, $A_1 = 1$, $A_0 = 0$ (Decimal 2)



$V_{ref} = 4V$, $V_{in} = 3.25V$, Output = $A_2 = 0$, $A_1 = 1$, $A_0 = 1$ (Decimal 3)

Figure 07: 2-bit Flash ADC Example Implementation with Bubble Error Correction and Digital Encoding.

Discussion:

For the Binary Weighted Digital to Analog converter, there were problems initially because of a mistake in how it was set up. After fixing the error, it worked fine, showing different voltage levels for different combinations of bits. Simulations also matched what was expected.

On the other hand, the R/2R Ladder DAC, which uses an op amp, did not work well at first. The output had issues, possibly because of problems with the op amp's strength or something wrong with the input. However, when it was simulated on a computer, the results were as expected. The system was tested with four input voltages, which are represented for digital states: 3.25 V, 2.25 V, 1.25 V, and 0.25 V. This experiment is important because it provides an elementary overview of flash ADCs, which are recognized for their fast conversion rates.

The R/2R Ladder DAC uses a voltage divider to figure out different voltage levels and give the right bit combinations. Unfortunately, we couldn't build it properly, and the expected results didn't show up. But interestingly, when it was simulated on a computer, everything worked as it should.

Because the voltage contribution from each bit is directly proportional to the weight assigned by the corresponding resistor, the resistor values enhance the linearity and accuracy of the DAC. In order to achieve the appropriate resolution and dynamic range during the digital-to-analog conversion process, resistor values must be carefully considered. This part of the experiment shows us how resistor selection affects the Binary Weighted DAC's performance in real-world scenarios and highlights how crucial it is to maintain resistor values precisely in order to reduce errors and improve the DAC output's overall accuracy.

Conclusion:

This experiment involved the design, construction, and simulation of a digital to analog converter. Additionally, a flash analog to digital converter was modelled. On a trainer board, the circuits were constructed using the required parts. Proper biasing of the circuits was maintained, and digital input was supplied at 5V for 1 and 0V for 0. A millimeter was used to measure the output voltage level for various input bit combinations.

After the problem was fixed, the Binary Weighted Digital to Analog converter produced the expected and proper output, and the simulation produced accurate results. The output from the R/2R Ladder DAC was incorrect, but the simulation's findings were accurate. The output values from the simulated A 2-bit flash ADC were accurate.

Reference:

- [1]. *Digital to analog converters* (no date) *Tutorials Point*. Available at: https://www.tutorialspoint.com/linear_integrated_circuits_applications/linear_integrated_circuits_applications_digital_to_analog_converters.htm (Accessed: December 11, 2022).
- [2]. American International University–Bangladesh (AIUB) Electronic Devices Lab Manual.