COMPSYS304 Notes 2017

Theodore Oswandi

September 19, 2017

Lecture 1 & 2

Improvements

- Semiconductor technology and computer architecture improved lots
- Performance measured using standardised benchmarks
- Clock rate/frequency has also increased considerably in this time.

Computer Architecture

ISA: Boundary between hardware and software Oragnisation: high level computer design aspects Hardware: detailed logic and circuit design

Note: You want to separate your instruction set from implementation

Memory Organisation

- See memory as indexed 1D array
- Memory Access Time: time to read data to/from memory
- Memory Speed! = Processor speed.
- Fast memory is very expensive. Heirarchy used to maintain fluid functionality and keep things cheap.

Processor Registers

- Smallest and fastest memory for CPU
- about 32-64 of them. Each 32/64bits in size.
- Nanosecond access time

Cache Memory

- Slower than register, but larger (8-256k)
- Few nanoseconds access time
- Levels (L1, L2, L3) used in multiprocessor systems.

Main Memory

- Slower than cache. But really big.
- Tens of nanoseconds lookup time.

Instruction Set Architecture (ISA)

ISA is interface between hardware and low level software. (80x86, MIPS, ARMs)

Using Fixed ISAs

Uses old instruction set (1970s), also used with extensions to enable newer technologies such as internet, etc...

Advantages

- Can have different implementation of same architecture
- AMD/Intel both have same ISA but different implementation.

Disadvantages

- power consumption is higher than things like iPad which use different ISA and consume a lot less power
- Also prevent some new innovation since it is so widely used in today's world.

ISA Design

Need to define:

- Instruction Format and Encoding
- Data types and their sizes
- Location of operands and where to store results

Operands and Opcodes To carry out these calculations, an **opcode** must be defined to define these calculations. Upon these opcodes, zero to three **operands** are used for data inputs and result outputs.

Architecture Types

Stack Base Architecture

- Top of stack will contain result of operation.
- If receive ADD then processor knows next 2 inputs contain 2 numbers that need to be added
- PUSH add something to top of stack.
- POP use value in top of stack.
- JVM designed to use Stack based architecture.
- ADD function has no operators. Operates on last 2 loaded values.

Accumulator Based Architecture.

- Using inputs from memory.
- Not used anymore today. Used in 1970s
- ADD function takes one operator, $mem_address$ which contains the value to add to above loaded value.

Register Memory Architecture

- Currently used today as x86
- Uses register for input as well as access values from memory.
- ADD function contains 3 operator.
 - 1. Rd Destination Register
 - 2. **Rs** Source Register
 - 3. mem_address Address of value to add from memory

Register-Register Architecture

- Operands from register.
- LOAD and STORE only way to access memory.
- Need to specify destination register for output.
- ADD function has 3 operators.
 - 1. Rd Destination Register
 - 2. **Rs** Source Register
 - 3. Rt Register containing other value you want to add

Examples

Example is A(1000) + B(2000) = C(3000) in the 4 types of architectures

Stack Based Architecture

PUSH 1000 PUSH 2000 ADD POP 3000

Accumulator Based

LOAD 1000 ADD 2000 STORE 3000

Register Memory

LOAD R2, 1000 ADD R1, R2, 2000 STORE R1, 3000

Register Register

LOAD R2, 1000 LOAD R3, 2000 ADD R1, R2, R3 STORE R1, 3000

ISA Classes

Classification generally based on: Instruction word size, number of different instructions, and number of clock cycles to complete a given instruction.

Classes

RISC (Reduced Instruction Set Computers) all instruction words same size. Simpler decoding hardware.

MIPS is an example processor that uses this type of ISA.

CISC (Complex Instruction Set Computers) instruction word sizes may vary. Code footprint may be smaller than RISC due to condensing multiple RISC instructions into one CISC.

Intel x86 is an example of processors based off this.

EPIC (Explicitly Parallel Instruction Computers) have parallel operations in their instruction set. The compiler is very important.

Intel Itanium uses this kind of ISA.

Abstractions

Abstractions remove unnecessary details and hide complexity so that it is easier to understand.

Instruction Processing in CPU

- 1. **Fetching** access memory, get next instruction.
- 2. **Decoding** Interprets the instruction. (Operation and data required from memory/registers)
- 3. Execution Perform operation. Uses processor and writes result to register/memory.

Questions to ask when designing ISA

- 1. What type of ISA should be used?
- 2. What operations are needed?
- 3. How data (operands) are provided in instructions?
- 4. Instruction and Data word sizes?

Extras

Types of operations

- Arithmetic Addition, Subtraction, Multiplication, Division
- Logical AND, OR, Lshift, Rshift
- Memory Access LOAD, STORE
- Control Transfer Conditional/Unconditional Branches
- Special Purpose will talk later

Notes: Shifting You have to be careful when shifting as if you're dealing with signed integers then you may be messing with the sign bit when trying to multiply/divide

Lecture 3 & 4

ALU Operations

- Add immediate uses value, not pointer to register
- No Subimmediate as if Addimmediate allows negatives.
- Destination register generally before source register/s
- Register 0 is static final containing all 0s, and cannot be written to

Endian-ness

- 1. **Little Endian** Least significant bit at top of memory addresses LSB at addr, MSB at addr+3
- 2. **Big Endian** Most significant bit at the top of memory addresses LSB at addr+3, MSB at addr

Sizes of things in relation to memory size

Word=4bytes halfword=2bytes 1byte=byte

This course will use MIPS simlulator on PC called SPIM

Memory addressing in MIPS machine is $C(r_x)$

Where C is contstant which may be used to reserve part of memory. And Rx is the contents of a given register

- lw, sw = Load/Store word
- lh, sh = Load/Store half-word
- lb, sb = Load/Store byte
- NOTE: lbu = Load byte unsigned. No need to sbu as it will only store the relevant least significant byte in register

Class exercise

```
addi $10, $0, 0x3000
ori $12, $0, 0x8015
sw $12, 512($10)
$10 = 0000\ 3000
$12 = 0000 \ 8015
sw register to put $10 is 512_{10} + 8015_{16} = 0 \times 00003200
```

 $00\ 00\ 80\ 15$ Therefore Big Endian: And Little Endian: 15 80 00 00

Instruction Encoding Cont.

- Note: For efficient instruction encoding, we classify different instructions and formats for faster decode.
- If 32 registers then need 5bits to encode pointer to relevant register.
- Opcode needs 6bits to be represented. Can encode 64 opcodes.
- Also need some bits to represent immediate values and offsets.
- Program Counter (PC) used to signify where execution has got up to and therefore next instruction to execute.

R-Type Format

• 6bit OpCode Operation Instruction • 5bit Register First register operand • 5bit Register Second register operand • 5bit Register Third register operand • 5bit Shift Amount for shift instructions

• 6bit Function Code Operation variant.

I-Type Format

- 6bit OpCode
- 5bit Destination Register
- 5bit Source Register
- 16bit Offset/Immediate Value (Depending on instruction)

Jumping Memory Addresses.

Changing sequence of execution: is done through use of **branch** and **jump** instructions. This is done to let you have if/else and loops.

Jump Jumps to location in memory (unconditionally) to get next instruction. Like a GOTO. Uses J-Type Format

Branch lets you conditionally go to another point in memory, only if the condition is met. Uses I-Type Format

Jumping [6bit OpCode][26bit TargetAddress]

Target address must be 32 bit, so to get this 26 bit value to 32 bit you shift the 26 bit number left 2 times, then add the 4 MSB of PC to front of value. This results in final expected 32bit address needed for the jump.

Branching [6bit OpCode][5bit Reg1][5bit Reg2][16bit Label]

- Once again, the target address must be 32bit, so have to calculate it using enocded information in instruction.
- Conditional Branching is **PC-relative** meaning that the PC provides current address and the Label provides an offset.
- BEQ branch equal, taking 2 inputs and a label if true
- BNE branch not equal, taking 2 inputs and a label if true

bne and beq only have 16 extra bits. Therefore need to get to 32bit target address. Need to use PC again. Use 14 bits after shifting the 16bits in bne/beq to left by 2.

```
Another example target address = 0100\ 0400 + 4 + 400 = 0100\ 0804 + 4 from PC+4 +400 from 0x100 * 4 [left shift 2]
```

NOTE Have to also consider is little/big Endian by looking at the machine code of original instruction. The 16bit offset at the end will let you know.

```
$11, $0, 100
                          //Initialise counter as 100
addi
                         // Load word from R10 into R8
lw
        $8, 0($10)
        $9, $8, 3
                         // Shift right arithmetic on that and save in R9
sra
        $9, 0($10)
                         //Store contents of R9 back into R10
sw
        $10, $10, 4
                         //find the address of next element
addu
addi
        $11, $11, -1
                         //Decrement loop counter
        $11, $0, L1
bne
```

Lecture 5 & 6

Example of while loop

```
Example: Translate the below code to MIPS
         while (w[i] == x)
                 i = i + j
  Given that i = \$3, j = \$4, x = \$5, w(int array) = 1\$6
  Answer:
loop: #perform loop test
         sll
                 $10, $3, 2
                                   \#Shift left 2 = x4
        add $10, $6, $10
                                   #Get address of w[i]
                                   \#\$11 = w[i]
                 $11, 0($10)
        \#perform w[i] == x
                                   #Exit when w[i] != x
        bne $11, $5, exit
        \# i = i + j
        add $3, $3, $4
        j loop
        #out of the for loop
exit:
```

Comparison Instructions

• Used for things like (x < y)

- Will set destination register different value depending on result of comparison
- Will then use bne/beg to check if lessthan or greater than.

Examples:

- slt Rd, Rs, Rt = signed less than
- sltu Rd, Rs, Rt = unsigned less than
- slti Rd, Rs, Immed = signed immediate less than
- sltiu Rd, Rs, Immed = unsigned immediate less than

Load Upper Immediate

No implicit instruction to copy from one register to another. But can use contents of \$0 with the ADD or OR function to achieve the same effect. Use a pseudo instruction (scriptlike) called Load Upper Immediate (lui)

Used when loading values to upper section of a register. Operations like ori and andi do this for the bottom half of a register

Integer Multiplication and Division

Since multiplying two 32bit numbers generates a 64bit number, need to store it somewhere. LO and HI registers are special registers that hold the result of the multiplication or division.

- mflo \$REG move from LO
- mfhi \$REG move from HI

Subroutines

Procedure that gets called multiple times. Used to create modular program.

Issues:

- Need to call it.
- Need to give it arguments sometimes.
- Need it to return values sometimes.

Unconditional Jumps:

- j address Jump to the 26bit address doing the shifting and 4MSB of PC attached.
- jal address (Jump and link) lets you jump to subroutine. Also uses \$31 used to store return address (PC+4 saved to the register)
- jr register Uses the value of register number as target address. Return instruction.

Conditional Branches:

- beq r1, r2, offset
- bne r1, r2, offset

offset being 16 bit number (then shifted 2bits left and added to PC+4)

Relevant Registers:

- \$a0, \$a1, \$a2, \$a3 used for integer arguments
- \bullet \$v0 used as return register
- \$sp is stack pointer register
- \$fp is frame pointer register

Stack frames size should be multiple of 16.

Memory Layout:

- Stack Segment (goes down) 0x7fffffff
- Data Segment (goes up)
- Text Segment 0x40000000
- Reserved Memory
 - Used for special OS tasks

If have nested functions then need to save and restore value of \$31. Save this in the current stack so the value can be extracted and restored.

Lectures 7 & 8

Lecture 8 MIPS assembly programming main CPU with ALU and special registers for mult/div Coprocessor for floating point stuff Coprocessor for traps and memory

Assembly directives identifiers are used to provide commands to assembler. prefaced with a dot (.)

Lecture 9 MISSED IT

Lecture 10 (From slides 20/29 onwards) Can't just add a float to an int mtcZ/mfcZ is move to/from coprocessor. Z value = 1 represents co-processor for floating point This function just moves the bits to/from the registers and doesn't do the conversion

cvt = convert instruction .d.s = single precision convert to double precision .d.w = integer convert to double precision

Class example Do Z = 8*X + Y

Another example Check how many values in array are -Infinity

-Infinity cannot be represented so have to check contents of register to see if it contains proper value

Lecture 11 & 12 (2)Digital Circuit are classified as combinational or sequential circuits Combinational output only dependent on current input value Sequential output dependent on current input and state

(3) propagation delay exists (4) charge/discharge of load capacitance results in nonzero propagation delay (5) this nonzero prop delay may cause 'glitches' in the expected output of the circuit Not concerned with details, but can't assume ideal case in the real world. Therefore should take prop delay into account at all times (6) Sequential circuits have some kind of storage element to keep current state of program clock to synch state transition (7,8) With flipflops, remember that it also has delays setuptime = minimum stable time for D input signal before change in CLK hold time = minimum time D has to be stable after CLK edge

FlipFlop = edge triggered. changes only occur when CLK positive or negative edge rise/fall Latch = level sensitive. changes only occur when CLK either 0 or 1

- (9) IMPLEMENTATION AND ORGANISATION
- (10) CPU implementation Control Unit Generate signals to direct datapath Datapath perform CPU operations

ALU performs on registers Has special extra outputs to show extra information about result given. Zero and Overflow Overflow for result that overflows 32bit Zero signifies the result being 0 or not

Needs 3 bits to say what operation to do SLT = Less than, can be performed by using subtract in ALU

Register File R type instruction need to take in 2 register values and return to specified register Uses to represent which registers need to be read and written to

Not using register read signal, but keep in mind for real world.

Program Counter PC Indicate address of next instruction to be executed Also have signals for reading or writing

Memory Interfacing used to access memory for instruction can add read signal if needed Sign Extension Converts the 16 immediate value to the 32bit value needed needed for instructions. Also keeps the sign bit if needed (NOT SURE)

ISA subsert implementation Single cycle impelementation Assume single clock cycle long enough to accommodate the delays. This is the edges Therefore assume everything can be done in a single clock cycle

Duty cycle percentage of highs compared to lows (NOT SURE)

Fetch –; Decode –; Execute

Fetch Need the PC to get the address of instruction needed to carry out Instruction Momory to get instruction word Also need something to increment PC by 4, to be ready for the next instruction to be executed

R-Type Instructions need to get values from registers, so need Register File Need the ALU to perform some kind of operation on vlaues of these registers Need Register File to specify the output register for operation too

Load/Store If doing Load/Store then result of ALU needs to be fed into a Memory Intefacing which will then output to the Register File for destination register

Immediate Values into ALU get this value straight from register (not though Register File) and ensure that it goes through a Sign Extender first This is due to instruction needing the 32bit value to perform operation on, and the 16bit input needing to be converted to 32bit.

Example Impelementing BEQ Need to use ALU and Subtract, check the output Zero bit to see if values in registers are the smae Also need to generate the target address from the 16 bit value of immediate/offset from original instruction Use PC+4 and ALU. But cannot use ALU again since trying to do this all in the same clock cycle

If ALU(z) is true generate new PC value, equality check successful else use whatever PC currently contains, as equality check unsuccessful

Datapath and Control Unit

ALU used for [add, sub, and, or, lw, sw, beq] add - to calculate m]emory address sub - for beq ALUop[0,1] generated by main control unit, used for opcode conversion/translation for actual ALU operation input

Control Signal for ALU ALUop lw 00 sw 00 beq 01

Lecture 13 Single Cycle Datapath Impelementation cont. (11) not correct as inputs for read/write registers for src/dest of some operations not guaranteed. Some have OP rs rd and some have OP rd rs

- (12) Sequential circuits need to have clock inputs, not shown in the diagram.
- (14) have another section used for generating and allocating the various control signals easiest way to set these control signals is to just generate a table to map 1/0 values to the various outputs needed for each opcode

Control Unit Input = 6bit Opcode Output = various control signals for sections of datapath

Outputs: RegDst ALUsrc MemtoReg RegWrite MemRead MemWrite branch ALUop
1 $\mathrm{ALUop0}$

This control section is combinational since it just takes the opcode and assert values on the output control signals without need of clock

Implementing Jump Instruction Jump instructions doesn't use registers Since it changes PC unconditionally, only datapath section that relates to PC needs to be extended. Need to create new control signal to gate either jump or branch instruction

(20) can't execute archive instructions on given datapath

Implement BNE Instruction Can still use the sub with ALU and zero bit Also can use the register loading from BEQ Need to create new control signal to distinguish BNE and BEQ Same as BEQ, but you negate the zero value Then OR the result of both the BEQ and BNE AND gates

Implementing addi Can modify ALU control Or can also choose not to modify ALU at all and change how the registers are loaded, however this is harder to do

Example, list values of control signals for: ori \$10, \$11, 0x101A

RegDst 0 Not reading from third register Jump 0 Not jump Branch_ne 0 Not Branch Branch_eq 0 Not Branch Memread 0 Don't read memory MemtoReg 0 Using value of address ALUop 11 Use value for immediate value (no table given) Memwrite 0 ALUsrc 1 Regwrite 1

Improving Performance In reality these components have delays associated with them Memory Unit = 2ns ALU & Adder = 2ns Register File (R/W) = 1ns Others = assumed to be negligible

6ns for archive instruction (R-type) 2ns for getting from memory 1ns for reading from register 2ns for ALU adding 1ns for writing to register

LW instruction DIDN"T GET IT

Example 2 Timing SInce single cycle implementation then get the highest delay as the total delay per cycle. No need to add all delays

Performance Single Cycle Implementation Comparing:

- 1. single-cycle impelmentation with pessimistic clock timing due to longest instruction
- 2. Single cycle implementation where each clock cycle only runs for as long as it needs to. Not possible in real life, but just for conceptual purposes

IC = Instruction Count

Multicycle implementation

- Uses multiple clock cycles of clock that runs faster than doing everything on one long clock cycle
- Different clock cycles used for each of the different phases of execution of an instruction
- control units have to become more complex
- however datapath may become more simpler
- has shared memory unit and ALU
- don't need to separate instruction and memory fetch since can be done in multiple cycles like in single cycle
- Single memory interface enough for this implementation

Goal: to separate it to allow for multiple cycles for a single instruction Lecture 15 & 16 Multicycle implementation of MIPS ISA

- Mutltiple clock cycle for single full instruction
- Some functional units not used in some clock cycles, can share between instructions
- Need to store state between these cycles. So will need some temporary registers
- Simpler data path, but more complex control unit as a result

High elvel view ALUout are temporary register to keep value of ALU computed in a clock cycle IR write, Memory Data, RegisterReadA, RegisterReadB, and ALUout are temporary registers

Problem - to figure out how many clock cycles to allocate to each of the different types of instructions.

3 different sections

- 1. Get from memory section
- 2. Register Section
- 3. ALU section

Some 4 clock cycle instructions

- 1. Get from memory
- 2. Load registers
- 3. Calculate result
- 4. Store result back to memory

R type

- Instruction Fetch
- Decode/Register Fetch
- Execution
- Memory Access, finish R-type, write ALUout to register values

Memory Reference

- Instruction Fetch
- Decode/Register Fetch
- Execution
- Memory Access, either LOAD or STORE
 - If load, then need to finish memory read

Branch Instructions

- Instruction Fetch
- Decode/Register Fetch
- Execution, and update PC to ALUout

Jump Instructions

- Instruction Fetch
- Decode/Register Fetch
- Execution, and update PC to register values

IorD = used to signify when you want to use PC as location of memory address when set to 0

For a given set of signals that need to be asserted, make sure that other signals won't affect the intended result of the asserted signals

TODO Explanation of Control Unit Signals

- Outputs Control
 - 1. PCWriteCond
 - 2. PCWrite
 - 3. IorD
 - 4. MemRead
 - 5. MemWrite
 - 6. MemtoReg
 - 7. IRWrite
 - 8. PCSource
 - 9. ALUOp
 - 10. ALUSrcB
 - 11. ALUSrcA
 - 12. RegWrite
 - 13. RegDst

Also need to calculate average cycles per instruction

Loading takes highest number of cycles, therefore reducing this should make overall performance faster if doing multiple cycle datapath

Exaple with machines with different characteristics Look at overall FSM and combine states that are in description of machines, as they are performed on the same clock cycle Then look at critical path of number of cycles and determine the machine with best overall performance

Performance depends on both clock period and average instructions per instruction so need to find best balance between the two.

Lecture 17 & 18 Went over question on slide 4.

Exceptions and Interrupts MIPS uses interrupt for expected event, and exception for unexpected event When happens, control transferred to Exception Handler/Interrupt Service Routine that processes event that occured. Then return back to program to resume.

Causes External Event Timer, Keyboard/Mouse input - All asynchronous things that we can't predict all the time.

Internal Events Traps, happens inside the code for a situation like divide by 0, or overfllow Software Interrupts, some instructions that create an interrupt. These things are synchronous, happen at a certain point in the code.

Fixed by handler Simulated if do not have necessary hardware to do something (Something old did not have float_coprocessor, so would emulate it) Set result to null

MIPS convention for exceptions SOMETABLE

Identifying what caused an exception EPC CAUSE BADVADDR STATUS

MIPS uses single address to store the exception handling code due to memory constraints. Is at 0x8000 0180, and in kernel somewhere.

If using spim, use eret

Classic user mode and kernel mode (3 levels of privilege for kernel mode)

Status Register register 12, coprocessor 0 bit0 Interrupt enable (1 = enabled) bit1 Exception level (1 = exception has occured) bits8-15 Interrupt mask (6 hardware interrupt, 2 software interrupt)

Register 13, co0 bit 2-6 Encoding cause for interrupt/excp bit 8-15 Pending interrupt mask

Some more examples Overflow ADD, ADDI, SUB will cause exception if overflow ADDU will not, will just get wrong result if that is the case

Address Error

System Call

MIPS EXAMPLE

Adding Exception Handling to multicycle datapath Only consider undefined instruction arithmetic overflow

Special registers EPC and Cause used The value of cause will determine which kind of exception was thrown

Lecture 17 & 18

Pipelining Basically doing stuff concurrently if not dependent on each other If washing machine done, put in drier so next person can use washing machine

Execution Latency; DEFNITION Throughput, total work done in given time

Multi-cycle to Pipeline Switching them is difficult as some resources are required in every clock cycles for some kinds of instructions All instructions should have same execution latency to make pipelining chunks of work easier.

If have M pipelined stages and N instructions, then need M + N - 1

Therefore cycles per instruction approaches 1 $CPI = \frac{M+N-1}{N}$ Assume ideal case when doing calculation (CPI = 1)

Pipeline Datapath Need to have pipeline registers to keep information between the clock cycles for the specific instructions

Register if read, RHS is shaded If written then LHS is shaded

In single cycle, use clock cycles to assert control signals In multi-cycle then use the FSM to assert clock signals

Control signals also pipelined for the following stage, so registers also contain state for next stage signals Put it between Instruction Fetch and Instruction decode, to allocate for Execution and Mem/WB

Pipelining Hazards Not everything in the world is ideal Due to nature of pipelining, if doing operations that depend on each other. If not correctly spaced apart, may read old values and operate on them instead of new value

These are called hazards They reduce performance if not handled correctly May need to stall pipeline to guarantee the values are read and written correctly and as expected.

Structural Hazards Resource conflict Simultaneous access of same resource

Data Hazards Instruction dependent on result of another, need to wait for that one to be done first

Control Hazards Instructions exist in pipeline that need PC to be changed.

Detect and Resolution **Forwarding Mechanism**- Pipe data straight from result of ALU into register input.

Forwarding Check if rt/rs of given instruction is same as rd of previous instruction. Also need to check if not same as 2 previous destination. To prevent the value being piped 2 instructions ahead when 3 consecutive instructions depend on value of single register.

Stalling If next instruction dependent on value of previous instruction that hasn't been generated yet. Need to stall for n clock cycles to let it generate the value expected. Done by adding delay cycles to stall overall execution of instructions. Check if memread (loading word), and then if previous pipeline register is expecting same value, then need to delay for a cycle.

If need to do this, make sure that PC isn't changed as it may skip the executing of the instruction you want to delay Therefore make operation have no effect by setting all control signals to 0 in EX, MEM, and WB stages

Caches 1 - Generic/Introduction

CPUs need fast memory

CPUs have frequencies of 3GHz, and **random** memory accessing takes approximately 1.2ns (and occurs about 25% of the time). The fact that random is bolded is due to the fact that sequential accessing is much much faster than random access.

Problem is that **RAM** has 40ns+ access time. Therefore faster cache exist and if had to only rely on that, the CPU would be doing nothing and waiting a lot of the time.

However, **Static RAM** (SRAM) is much faster at 0.5-2ns access times, but is very expensive. Also need to be **small to be fast.** The larger the total size, the larger it is and the longer it takes for you to access something at a random location.

Classic memory heirarchy again of [Cache, RAM, Disk]

Cache Principle

Keep memory consistent and fast.

- Higher levels contain copies of the lower level caches
- If try get memory location, start at lower level and go up.

Cache

- Transparent to program
- Hold subset of memory
- Commonly accessed data/instr in cache
- Different levels in itself. (Usually 3, but can be 2)

Locality of Reference

You don't want to just store random things in the cache. Want to actually have a plan of what you want to put there.

iiSOMETHING; ¿

Spatial Locality If you access an item at a given space, you are likely to access another item next to it, or closeby in memory. Therefore loading more than one item at a time may produce speedup.

Temporal Locality If you access an item, you are likely to do it again within a certain timeframe. Can be things like looping through a section of memory.

Cache Operation

Ask cache first. If there then is a HIT and return it. Otherwise ask memory (or level of cache).

Hit rate Times you hit, per number of memory accesses. The higher the rate the better it is. Different memory access times per level. Measured by timing when you first try get the resource, up until you get it.

Miss rate Times you don't get a hit for avery

Miss penalty Access time after miss.

Cache benefit

```
iiSOMETHING; ;.
```

The higher you go the faster the memory is perceived.

Example

 $\rm L1=4$ clock 5%miss $\rm L2=11$ clock 2.5% glo
al miss $\rm L3=21$ clock 1.5% global miss RAM = 120
clock

Therefore

(4*0.95) + (11*0.025) + (21*0.01) + (120*0.015) = 6.085 cycles of perceived memory access time

Caches 2 - Organisation

Cache Design

Objectives

- High hit rate
- Low access time

Can't do much about access time in this course, as it is reliant on underlying implementation of hardware)

Points to consider

- Size of cache
- Block/Line size (doesn't handle bytes or words, but larger entities called blocks and lines)
- Data location mapping
- Replacement (cache is small, gotta remove to add)
- Write policy (what happens if processor wants to write to memory location, and keep consistency)
- Levels of cache, exlusive/inclusive

Mapping

iiSTUFF;.;.