

Homework - III (40 Points)SHOW ALL YOUR WORK

17. What is the theoretical speedup for a 4-stage pipeline with a 20ns clock cycle if it is processing 100 tasks?

$$S = \frac{nK}{n+K-1} = \frac{100 \cdot 4}{4+100-1} = \frac{400}{103}$$

8. Convert the following expressions from infix to reverse Polish (postfix) notation.

a) $X \times Y + W \times Z + V \times U$

$$X Y \cdot W Z \cdot + V U \cdot +$$

b) $W \times X + W \times (U \times V + Z)$

$$W X \cdot W U V \cdot Z + \cdot +$$

c) $(W \times (X + Y \times (U \times V))) / (U \times (X + Y))$

$$W X Y U V \cdot \cdot + \cdot U X Y + \cdot /$$

9. Convert the following expressions from reverse Polish notation to infix notation.

a) $W X Y Z - + \times$ $W \cdot (X + (Y - Z))$

b) $U V W X Y Z + \cdot \cdot + \times +$

c) $X Y Z + V W - \times Z + +$

$$U + (V \cdot (W + (X \cdot (Y + Z))))$$

$$X + (Y + Z) \cdot (V - W) + Z$$

11. a) In a computer instruction format, the instruction length is 11 bits and the size of an address field is 4 bits. Is it possible to have

5 2-address instructions

45 1-address instructions

32 0-address instructions

using the format? Justify your answer.

4 bit address 11 bit instructions

5 2 address $2^4 = 16$

45 1

32 0

$$\begin{array}{r} 16 \cdot 16 \cdot 5 = 1280 \\ 45 \cdot 16 = 720 \\ \hline 32 + 32 \\ \hline 2032 \end{array}$$

$2^{11} = 2048$ instructions

$$2032 < 2048$$

- ♦ 13. Suppose we have the instruction Load 1000. Given that memory and register R1 contain the values below:

Memory	
1000	1400
...	
1100	400
...	
1200	1000
...	
1300	1100
...	
1400	1300

$$1000 + 200 = 1200$$

R1 200

Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator and fill in the table below:

Mode	Value Loaded into AC
Immediate	1000
Direct	1400
Indirect	1300
Indexed	1200

17. Write code to implement the expression $A = (B + C) \times (D + E)$ on 3-, 2-, 1-, and 0-address machines. In accordance with programming language practice, computing the expression should not change the values of its operands.

load B
Add C
Store temp
load D
Add E
Mult temp
Store A

load R1, B
Add R1, C
load R2, D
Add R2, E
Mult R1, R2
Store A, R1
(2)

Add R1, B, C
Add R2, D, E
Mult A, R1, R2

$$A = (B + C) \times (D + E)$$

16. A nonpipeline system takes 100ns to process a task. The same task can be processed in a 5-stage pipeline with a clock cycle of 20ns. Determine the speedup ratio of the pipeline for 100 tasks. What is the theoretical speedup that could be achieved with the pipeline system over a nonpipelined system?

$$\text{Nonpipeline} = 100 \text{ ns} \quad \text{5-stage} = 20 \text{ ns}$$

speedup 100 tasks


$$S = \frac{N + n}{(S + n - 1)t_p} = \frac{100 + 100}{(5 + 100 - 1)20} = \frac{10000}{2080} = 4.8$$

(5)

$$X \times Y + W \times Z + V \times U$$



$$W \times X + W \times (U \times V + Z)$$



$$(W \times (X + Y \times (U \times V))) / (U \times (X + Y))$$

