


---

## CHAPTER 4


© 2016 Pearson Education, Inc.

---


**4-1.**




**4-2.**




**4-3.**




**4-4.**



4-5.




Present state		Input Y	Next state		Output Z	S0 - 00 S1 - 01 S2 - 10 S3 - 11
A	B		A	B		
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	0	0	0	
1	1	0	0	1	0	
1	1	1	1	0	0	



11

d) This machine is a Moore machine.


4-6.



### Problem Solutions – Chapter 4

Present state		Inputs		Next state		Output	
A	B	X	Y	A	B	Z	
0	0	0	0	1	0	0	
0	0	0	1	0	0	0	
0	0	1	0	0	0	0	
0	0	1	1	0	0	0	
0	1	0	0	1	0	1	
0	1	0	1	0	0	1	
0	1	1	0	0	1	0	
0	1	1	1	0	1	0	
1	0	0	0	1	1	0	
1	0	0	1	0	1	0	
1	0	1	0	1	0	0	
1	0	1	1	1	0	0	
1	1	0	0	1	1	1	
1	1	0	1	0	1	1	
1	1	1	0	1	1	0	
1	1	1	1	1	1	0	


S0 - 00  
 S1 - 01  
 S2 - 10  
 S3 - 11  
 Format: XY/Z (X = unspecified)



d) This machine is a Mealy machine.


### 4-7.\*

Present state			Input	Next state		
A	B	C	X	A	B	C
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	0	0	1
1	0	0	0	1	1	0
1	0	0	1	0	1	0
1	0	1	0	0	1	0
1	0	1	1	1	1	0
1	1	0	0	0	1	1
1	1	0	1	1	1	0
1	1	1	0	1	1	0
1	1	1	1	1	1	1



### 4-8.

Present state		Inputs		Next state		Output	
Q		X	Y	Q		S	
0		0	0	0		0	
0		0	1	1		0	
0		1	0	1		0	
0		1	1	0		0	
1		0	0	1		1	
1		0	1	0		1	
1		1	0	0		1	
1		1	1	1		1	




Format: XY/S

## 4-9.

Present State	00	01	00	00	01	11	00	01	11	10	10
Input	1	0	0	1	1	0	1	1	1	1	0
Output	0	1	0	0	0	1	0	0	0	0	1
Next State	01	00	00	01	11	00	01	11	10	10	00

## 4-10.




Format: XY/Z

## 4-11.

$$D_A = B$$

$$D_B = \overline{X \oplus A}$$


Present state		Input X	Next state		Output Y
A	B		A	B	
0	0	0	0	1	0
0	0	1	0	0	1
0	1	0	1	1	1
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	0	1	0
1	1	0	1	0	0
1	1	1	1	1	1




Format: X/Y

## 4-12.

a)



b)


 4-13.\*  

Present state		Input		Next state	
A	B	X		A	B
0	0	0		0	0
0	0	1		1	0
0	1	0		0	1
0	1	1		0	0
1	0	0		1	0
1	0	1		1	1
1	1	0		1	1
1	1	1		0	1

D <sub>A</sub>		B
A	1	1
	X	
		1

$$D_A = A\bar{X} + \bar{B}X$$

D <sub>B</sub>		B
A	1	1
	X	
		1

$$D_B = AX + B\bar{X}$$

Logic diagram not given.


## 4-14.

For part a) results, replace codes in table below with state name, e.g., 00 with A.

Present state		Inputs		Next state		Output
$Q_1$	$Q_2$	$X_1$	$X_2$	$Q_1(t+1)$	$Q_2(t+1)$	$Z$
0	0	0	0	0	0	0
0	0	0	1	0	1	0
0	0	1	0	0	1	1
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	0	0	0
0	1	1	0	1	1	1
0	1	1	1	1	1	1
1	0	0	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	1	0	1
1	0	1	1	1	0	0
1	1	0	0	1	0	1
1	1	0	1	0	1	1
1	1	1	0	0	1	0
1	1	1	1	1	0	1


Encoding:

State	Code ( $Q_1, Q_2$ )
A	00
B	01
C	10
D	11



**Problem Solutions – Chapter 4**

d)



This work is protected by United States copyright laws and is provided solely for the use of instructors in teaching their courses and assessing student learning. Dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted.


4-15.

Present state	Next State $Q(t+1)$		Output $Z$
	For Input $X=0$	For Input $X=1$	
$Q(t)$			
A	B	D	0
B	D	C	0
C	A	F	0
D	F	C	1
E	C	E	1
F	E	F	1

## Encoding:

<b>State</b>	<b>Code (Q<sub>1</sub>Q<sub>2</sub>Q<sub>3</sub>)</b>
A	010
B	100
C	110
D	001
E	011
F	101

Unused states: 000, 111. The state assignment could be different. E.g. states A, B or C could be 000 and states D, E or F could be 111.



d) Using equations for the circuit rather than a schematic:

$$D_4 = C\bar{X}$$

$$D_{\mathrm{B}} = A \bar{X}$$

$$D_C = BX + DX + E\bar{X} = \overline{\overline{BX}} \overline{\overline{DX}} \overline{\overline{EX}}$$

$$D_D = AX + B\bar{X} = \overline{\overline{AX}}\overline{\overline{BX}}$$

$$D_E = EX + F\bar{X} = \overline{\overline{EX}}\overline{\overline{FX}}$$

$$D_E = CX + D\bar{X} + FX = \overline{\overline{CX}} \overline{\overline{DX}} \overline{\overline{FX}}$$

$$Z = D + E + F = \overline{\overline{DEF}}$$

To enter state A on reset, flip-flop A should have its set input S connected to *Reset* and flip-flops B-F should have their reset inputs R connected to *Reset*.

**4-16.**

Encoding:

State	Code (Q <sub>1</sub> Q <sub>2</sub> Q <sub>3</sub> )
A	000
B	001
C	010
D	011
E	101
F	110

Present state <i>Q(t)</i>	Next State <i>Q(t+1)</i>		Output <i>Z</i>
	X = 0	X = 1	
A	C	E	0
B	E	D	1
C	C	E	0
D	F	A	1
E	B	D	1
F	C	E	0

Present state <i>Q(t)</i>	Next State <i>Q(t+1)</i>		Output <i>X</i>
	X = 0	X = 1	
M	M	N	0
N	N	O	1
O	M	M	0

$$D_Y = \bar{Y}ZX \quad D_Z = \bar{Z}X + \bar{Y}Z$$

Gate input cost of the original circuit:  $21 + 42 = 63$ Gate input cost of the new circuit:  $9 + 28 = 37$ 

States A, C, F are equivalent and merged to get state M.  
 States B and E are equivalent and merged to get state N.  
 State D becomes state O.

Encoding: Z is a state variable and an output, and Y is a state variable.

State	Code (Y Z)	
	M	N
M	00	
N	01	
O	11	

4-17.

Present state <i>ABCDE</i>	Inputs				Next state <i>ABCDE</i>	Output <i>U</i>
	<i>Xa</i>	<i>Xb</i>	<i>Xc</i>	<i>Xd</i>		
10000	0	x	x	x	10000	0
10000	1	x	x	x	01000	0
01000	x	0	x	x	10000	0
01000	x	1	x	x	00100	0
00100	x	x	0	x	10000	0
00100	x	x	1	x	00010	0
00010	x	x	x	0	10000	0
00010	x	x	x	1	00001	0
00001	x	x	x	x	00001	1

$$D_A = \bar{A}\bar{X}_A + \bar{B}X_B + \bar{C}X_C + \bar{D}X_D$$

$$D_B = AX_A$$


$$D_C = BX_B$$

$$D_D = CX_C$$

$$D_E = E + DX_D$$


$$U = E$$

Signal L is applied to the asynchronous set/reset inputs on the flip-flops to implement locking.



## 4-18.\*

Format: XY/Z (x = unspecified)



Present state	Inputs		Next state	Output
	$Q(t)$	X		
0	0	0	0	0
0	0	1	0	X
0	1	0	1	1
0	1	1	0	X
1	0	0	1	1
1	0	1	0	X
1	1	0	1	0
1	1	1	0	X

```

c)
// Serial 2s complementer: Verilog Process Description
// problem 4-18 c, 5th edition
module serial_2s_complementer(CLK, RESET, X, Y, Z);
  input CLK, RESET, X, Y;
  output Z;
  reg state, next_state;
  parameter state0 = 1'b0, state1 = 1'b1;
  reg Z;

  // state register: implements positive edge-triggered
  // state storage with asynchronous reset.
  always @ (posedge CLK or posedge RESET)
  begin
    if (RESET)
      state <= state0;
    else
      state <= next_state;
  end

  // next state function: implements next_state as function
  // of X, Y and state
  always @ (X, Y or state)
  begin
    case (state)
      state0: next_state = ({X,Y} == 2'b10) ? state1: state0;
      state1: next_state = Y ? state0 : state1;
    endcase
  end

  // output function: implements output as function
  // of X, Y, and state
  always @ (X or Y or state)
  begin
    case (state)
      state0:
        case ({X,Y})
          2'b00: Z = 1'b0;
          2'b10: Z = 1'b1;
          default: Z = 1'bx;
        endcase
      state1:
        case ({X,Y})
          2'b00: Z = 1'b1;
          2'b10: Z = 1'b0;
          default: Z = 1'bx;
        endcase
    endcase
  end
endmodule
  
```

This work is protected by United States copyright laws  
or laws of other countries. Use of this material is subject to  
the terms and conditions of the license agreement, which  
can be found in the footer of this document.

## 4-19.

Format: XY/Z (x = unspecified)	Present state		Inputs		Next state		Output	
	$Q(t)$		X	Y	$Q(t+1)$	Z		
00/1 x1/x	0		0	0	0	1		
00/0	0		0	1	0	X		
	0		1	0	1	0		
	0		1	1	0	X		
10/0	1		0	0	1	0		
	1		0	1	0	X		
	1		1	0	1	1		
	1		1	1	0	X		

```
c)
// Serial odd parity generator: Verilog Process Description
// problem 4-19 c, 5th edition
module serial_odd_parity_generator (CLK, RESET, X, Y, Z);
    input CLK, RESET, X, Y;
    output Z;
    reg state, next_state;
    parameter state0 = 1'b0, state1 = 1'b1;
    reg Z;


    // state register: implements positive edge-triggered
    // state storage with asynchronous reset.
    always @(posedge CLK or posedge RESET)
    begin
        if (RESET)
            state <= state0;
        else
            state <= next_state;
    end

    // next state function: implements next_state as function
    // of X, Y and state
    always @(X, Y or state)
    begin
        case (state)
            case (state0)
                state0: next_state = ({X,Y} == 2'b10) ? state1: state0;
                state1: next_state = ({X,Y} == 2'b00) ? state1: state0;
            endcase
        end

        // output function: implements output as function
        // of X, Y, and state
        always @(X or Y or state)
        begin
            case (state)
                state0:
                    case ({X,Y})
                        2'b00: Z = 1'b1;
                        2'b10: Z = 1'b0;
                        default: Z = 1'bx;
                    endcase
                state1:
                    case ({X,Y})
                        2'b00: Z = 1'b0;
                        2'b10: Z = 1'b1;
                        default: Z = 1'bx;
                    endcase
            endcase
        end
    endmodule
```


The work is protected by United States copyright laws  
or similar rights and is intended solely for the use of instructors in teaching  
student learning. Dissemination or sale of this work (including on the World Wide Web)  
will destroy the integrity of the work and is not permitted.

**4-20.**




Present state $D_2D_1D_0$	Next State For Input		Output $Z$
	$E=0$	$E=1$	
000	001	001	0
001	010	010	0
010	011	011	0
011	100	100	0
100	101	101	0
101	110	110	0
110	111	111	0
111	111	000	1

The state assignment could be different. E. g., state 7 could be 000 with state 0 001. This would permit use of R inputs on the D flip-flops for RESET.




4-21.




Assumes for  $E = 0$ , the output remains at 0.


Present state $D_2 D_1 D_0$	Next State For Input		Output $Z$
	$E=0$	$E=1$	
000	001	001	0
001	010	010	1
010	011	011	1
011	100	100	1
100	101	101	1
101	110	110	1
110	111	111	1
111	111	000	0




4-22. +




Present state			Input X	Next state			Output	
A	B	C		A	B	C	Z	S
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	1	0
0	0	1	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0
0	1	0	0	0	1	0	0	0
0	1	0	1	0	0	1	1	0
0	1	1	0	0	1	0	0	0
0	1	1	1	1	0	0	1	0
1	0	0	0	0	0	0	0	0
1	0	0	1	1	0	1	1	0
1	0	1	0	0	0	0	0	1
1	0	1	1	0	0	0	0	1
1	0	1	1	1	0	0	1	0
1	0	1	1	1	0	1	1	0
1	0	1	1	1	1	0	0	0
1	0	1	1	1	1	1	0	1





4-23.




Present state		Input X	Next state		Output Z
A	X		A	Z	
0	0	0	1	0	
0	0	1	0	1	
1	0	0	0	1	
1	1	1	1	0	



4-24.<sup>+</sup>


Present state	Input	Next state	Output
A	X	A	Z
0	0	1	0
0	1	0	1
1	0	1	1
1	1	0	0

## 4-25.




Present state			Inputs		Next state			Output		Present state			Inputs		Next state			Output	
B	C	D	R	A	B	C	D	E	B	C	D	R	A	B	C	D	E		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	1	1	0	0	1	0	1	1	0	1	0	1	1	0	0	
0	0	0	1	0	0	0	1	0	0	1	1	1	0	1	0	0	1	1	
0	0	0	1	1	1	0	0	1	0	1	1	1	1	1	0	0	1	1	
0	0	1	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	1	
0	0	1	0	1	1	0	0	1	0	0	0	0	1	1	0	0	1	1	
0	0	1	1	0	0	0	0	1	0	1	1	1	0	1	0	0	1	1	
0	0	1	1	1	0	1	0	0	0	1	0	1	1	1	0	0	1	1	
0	1	0	0	0	1	0	0	1	0	0	0	1	0	1	1	0	0	1	
0	1	0	0	1	0	1	1	0	0	1	0	0	0	1	1	0	0	1	
0	1	0	1	0	1	0	0	1	0	0	0	1	0	1	0	0	1	1	
0	1	0	1	1	0	1	0	0	0	1	0	0	1	1	1	0	0	1	

## 4-26.

Present state		Input		Next state		Output	
A		X	Y	A		Z	
0		0	0	0		0	
0		0	1	0		0	
0		1	0	1		1	
0		1	1	0		1	
1		0	0	1		0	
1		0	1	0		0	
1		1	0	1		0	
1		1	1	0		0	

Format: XY/Z (x = unspecified)



## 4-27.\*

To use a one-hot assignment, the two flip-flops A and B need to be replaced with four flip-flops Y4, Y3, Y2, Y1.

No Reset State Specified.


$$D1 = Y1' = X \cdot Y1 + X \cdot Y4$$

$$D2 = Y2' = \bar{X} \cdot Y1 + \bar{X} \cdot Y2$$

$$D3 = Y3' = X \cdot Y2 + X \cdot Y3$$

$$D4 = Y4' = \bar{X} \cdot Y3 + \bar{X} \cdot Y4$$


Present State		Input X	Next State		Output Z
A	B		$A' B''$	$Y4' Y3' Y2' Y1$	
0	0	0	0 1	0 0 1 0	1
0	0	1	0 0	0 0 0 1	1
0	1	0	0 1	0 0 1 0	0
0	1	1	1 0	0 1 0 0	0
1	0	0	1 1	1 0 0 0	0
1	0	1	1 0	0 1 0 0	0
1	1	0	1 1	1 0 0 0	0
1	1	1	0 0	0 0 0 1	0



**4-28.**

Using a Gray code assignment of 00, 01, 11, 10 for states 00, 01, 10, 11, respectively, in the diagram:

<b>Present state</b>	<b>Input</b>	<b>Next state</b>	<b>Output</b>
<b>A B</b>	<b>X</b>	<b>A B</b>	<b>Z</b>
0 0	0	0 1	1
0 0	1	0 0	1
0 1	0	0 1	0
0 1	1	1 1	0
1 0	0	1 0	0
1 0	1	0 0	0
1 1	0	1 0	0
1 1	1	1 1	0



**4-29.<sup>+</sup>**

<b>Present State</b>	<b>Next State</b>
<b>ABC</b>	<b>ABC</b>
000	100
001	000
010	XXX
011	001
100	110
101	XXX
110	111
111	011


- a)  $D_A = \bar{C}$   
 $D_B = A$   
 $D_C = B$
- b) Clear A = Reset  
 Clear B = Reset  
 Clear C = Reset

c, d, e, f) The circuit is suitable for child's toy, but not for life critical applications. In the case of the child's toy, it is the cheapest implementation. If an error occurs the child just needs to reset it. In life critical applications, the immediate detection of errors is critical. The circuit above enters invalid states for some errors. For a life critical application, additional circuitry is needed for immediate detection of the error ( $\text{Error} = \bar{A}BC + A\bar{B}C$ ). This circuit using the design in a), does return from the invalid states to a valid state automatically after one or two clock periods.

**4-30.**



**4-31.\***



Reset, 00, 11, 00, 11, 10, 01, 00, 01, 01, 10, 10, 10, 10, 01, 11, 11, 00


X's can be used for transitions 8/15 and 9/16, but using X's would not decrease the length of the sequence.

**4-32.**

$$D_A = \overline{AB} + ABX + AXY + \overline{BXY}$$


$$D_B = \overline{ABY} + ABY + \overline{ABX} + \overline{BXY} + \overline{ABXY}$$

$$Z = \overline{ABY} + \overline{ABY} + ABX + \overline{ABX}$$



**4-33.**

a)



Format is  
State  
Output value

b)

$$D_A = \bar{A}B + BY + A\bar{B}\bar{Y}$$


$$D_B = \bar{A}Y$$

$$Z = AB + \bar{A}\bar{B}$$

**4-34.**

Function table for the LH flip-flop.


C	L	D	Q(t+1)	S	R
0	X	X	No change	X	X
1	0	X	No change	0	0
1	1	0	0	0	1
1	1	1	1	1	0



LH flip-flop and SR latch in a master-slave circuit:


**4-35.**

Inputs: X,Y  
Output: Z  
Defaults: Z = 0



State table:

State	State Code	Transition Condition	Next State	State Code	Non-zero Outputs
A	00	$\bar{X}$	A	00	
		X	B	01	
B	01	$\bar{Y}$	A	00	$\bar{X}/Z$
		Y	C	10	
C	10	$\bar{X}$	D	11	$Y/Z$
		X	A	00	
D	11	$XY + \bar{X}Y$	D	11	Z
		$XY + X\bar{Y}$	C	10	



---

4-36.

Implementing the state-machine diagram from 4-35 using a one-hot state assignment:

$$D_A = A\bar{X} + B\bar{Y} + CX$$

$$D_B = AX$$

$$D_C = BY + DXY + D\bar{X}\bar{Y}$$

$$D_D = C\bar{X} + DX\bar{Y} + D\bar{X}Y$$

$$Z = B\bar{X} + CY + D$$

Flip-flop A should be set to a 1 on reset, while flip-flops B, C, and D should be reset to 0 on reset.

---

## 4-37.

**Constraint 1 checks on the transition conditions (TC):**

Init: There is one pair of TCs to check:  $(\overline{\text{START}} + \text{STOP}) \cdot \text{START} \cdot \overline{\text{STOP}} = 0$

Fill\_1: There are three pairs of TCs to check:  $\overline{L1} \cdot \text{STOP} \cdot \text{STOP} = 0,$

$$\overline{L1} \cdot \text{STOP} \cdot L1 \cdot \overline{\text{STOP}} = 0,$$

$$\text{STOP} \cdot L1 \cdot \overline{\text{STOP}} = 0$$

Fill\_2: There are six pairs of TCs to check:  $L2 \cdot \overline{NI} \cdot \text{STOP} \cdot \text{STOP} = 0,$

$$L2 \cdot \overline{NI} \cdot \text{STOP} \cdot L2 \cdot \overline{\text{STOP}} = 0,$$

$$L2 \cdot \overline{NI} \cdot \text{STOP} \cdot L2 \cdot NI \cdot \overline{\text{STOP}} = 0,$$

$$\text{STOP} \cdot L2 \cdot \overline{\text{STOP}} = 0,$$

$$\text{STOP} \cdot L2 \cdot NI \cdot \overline{\text{STOP}} = 0,$$

$$L2 \cdot \text{STOP} \cdot L2 \cdot NI \cdot \overline{\text{STOP}} = 0$$

Fill\_3: There are three pairs of TCs to check:  $\overline{L3} \cdot \text{STOP} \cdot \text{STOP} = 0,$

$$\overline{L3} \cdot \text{STOP} \cdot L3 \cdot \overline{\text{STOP}} = 0,$$

$$\text{STOP} \cdot L3 \cdot \overline{\text{STOP}} = 0$$

Mix: There are three pairs of TCs to check:  $\overline{TZ} \cdot \text{STOP} \cdot \text{STOP} = 0,$

$$TZ \cdot \overline{\text{STOP}} \cdot TZ \cdot \overline{\text{STOP}} = 0,$$

$$\text{STOP} \cdot TZ \cdot \overline{\text{STOP}} = 0$$

Empty: There is one pair of TCs to check:  $\overline{L0} \cdot \text{STOP} \cdot (L0 + \text{STOP}) = 0$

**Constraint 2 checks on the transition conditions (TC):**

Init:  $\text{START} + \text{STOP} + \text{START} \cdot \overline{\text{STOP}} = 1$

Fill\_1:  $\overline{L1} \cdot \text{STOP} + \text{STOP} + L1 \cdot \overline{\text{STOP}} = 1$

Fill\_2:  $L2 \cdot \overline{NI} \cdot \text{STOP} + \text{STOP} + \overline{L2} \cdot \overline{\text{STOP}} + L2 \cdot NI \cdot \overline{\text{STOP}} = 1$


Fill\_3:  $\overline{L3} \cdot \text{STOP} + \text{STOP} + L3 \cdot \overline{\text{STOP}} = 1$

Mix:  $TZ \cdot \overline{\text{STOP}} + \text{STOP} + TZ \cdot \overline{\text{STOP}} = 1$

Empty:  $\overline{L0} \cdot \text{STOP} + L0 + \text{STOP} = 1$


4-38.\*

Inputs: CR, N, D, Q  
Outputs: RC, DJ  
Defaults: RC = 0, DJ = 0



---

4-39.



- (b) Some possible changes to the specification follow. 1. Provide appropriate change and dispense soda for the cases in which 75 cents and 125 cents followed by a dollar have been deposited. Provide a coin return button for the event that the user is out of quarters and dollars before the 150c state is reached. 3. Change the No Change warning to cover all added cases in 1.

**4-40.**

The schematic in Figure 4-49 does not include a reset signal. The model below includes a reset to make the model simulate correctly.

```

library ieee, lcdf_vhdl;
use ieee.std_logic_1164.all, lcdf_vhdl.func_prims.all;

entity problem440 is
    port (Clock, Reset, X: in std_logic;
          Y: out std_logic);
end problem440;

architecture structural of problem440 is
    component xor2
        port(in1, in2: in std_logic;
             out1: out std_logic);
    end component;

    component dff
        port(CLK, RESET, D : in std_logic;
             Q : out std_logic);
    end component;

    component NOT1
        port(in1: in std_logic;
             out1: out std_logic);
    end component;

    signal A, B, AxorX, AxorX_n: std_logic;
begin
    g0: dff port map(Clock, Reset, B, A);
    g1: dff port map(Clock, Reset, AxorX_n, B);
    g2: xor2 port map(A, X, AxorX);
    g3: not1 port map(AxorX, AxorX_n);
    g4: xor2 port map(B, AxorX, Y);
end structural;

```

This work is protected by United States copyright laws  
and is provided solely for the use of authorized instructors in teaching  
their courses and assessing student learning. Dissemination  
or sale of any part of this work (including on the World Wide Web)  
will destroy the integrity of the work and is not permitted.

**4-41.**

```

library ieee;
use ieee.std_logic_1164.all;
entity problem441 is
    port(Clock, X, Reset: in std_logic;
         Y: out std_logic);
end problem441;
architecture process_style of problem441 is
    type state_type is (state0, state1, state2, state3);
    signal state, next_state : state_type;
begin
-- Process 1 - state register: implements positive edge-triggered state
    state_register: process (Clock, Reset)
    begin
        if (Reset = '1') then state <= state0;
        elsif (Clock'event and Clock = '1') then state <= next_state;
        end if;
    end process;
---- Process 2 - next state function: implements next state as function of input X and state.
    next_state_func: process (X, state)
    begin
        case state is
            when state0 =>
                if X = '1' then
                    next_state <= state0;
                else
                    next_state <= state1;
                end if;
            when state1 =>
                if X = '1' then
                    next_state <= state2;
                else
                    next_state <= state3;
                end if;
            when state2 =>
                if X = '1' then
                    next_state <= state1;
                else
                    next_state <= state0;
                end if;
            when state3 =>
                if X = '1' then
                    next_state <= state3;
                else
                    next_state <= state2;
                end if;
        end case;
    end process;
-- Process 3 - output function: implements output as function of input X and state.
    output_func: process (X, state)
    begin
        case state is
            when state0 =>
                if X = '1' then
                    Y <= '1';
                else
                    Y <= '0';
                end if;
            when state1 =>
                if X = '0' then
                    Y <= '1';
                else
                    Y <= '0';
                end if;
            when state2 =>
                if X = '0' then
                    Y <= '1';
                else
                    Y <= '0';
                end if;
            when state3 =>
                if X = '1' then
                    Y <= '1';
                else
                    Y <= '0';
                end if;
        end case;
    end process;
end;

```

and is provided solely for the use of instructors in teaching  
their courses and assessing student learning. Dissemination  
or sale of any part of this work (including on the World Wide Web)  
will destroy the integrity of the work and is not permitted.

**4-42.\***

```

library IEEE;
use IEEE.std_logic_1164.all;

entity mux_4to1 is
port (
  S: in STD_LOGIC_VECTOR (1 downto 0);
  D: in STD_LOGIC_VECTOR (3 downto 0);
  Y: out STD_LOGIC
);
end mux_4to1;
-- (continued in the next column)

architecture mux_4to1_arch of mux_4to1 is
begin

process (S, D)
begin
  case S is
    when "00" => Y <= D(0);
    when "01" => Y <= D(1);
    when "10" => Y <= D(2);
    when "11" => Y <= D(3);
    when others => null;
  end case;
end process;
end mux_4to1_arch;

```

**4-43.**

```

library IEEE;
use IEEE.std_logic_1164.all;

entity mux_4to1 is
port (
  S: in STD_LOGIC_VECTOR (1 downto 0);
  D: in STD_LOGIC_VECTOR (3 downto 0);
  Y: out STD_LOGIC
);
end mux_4to1;
-- (continued in the next column)

architecture mux_4to1_arch of mux_4to1 is
begin

process (S, D)
begin
  if S = "00" then Y <= D(0);
  elsif S = "01" then Y <= D(1);
  elsif S = "10" then Y <= D(2);
  elsif S = "11" then Y <= D(3);
  else null;
  end if;
end process;
end mux_4to1_arch;

```

This work is protected by United States copyright laws  
and is provided solely for the use of instructional purposes.  
Their courses and assessing student learning.  
Or sale of any part of this work (including by electronic or other means)  
will destroy the integrity of the work and is an violation of the law.

## 4-44.\*


```

library IEEE;
use IEEE.std_logic_1164.all;
entity serial_BCD_Ex3 is
    port (clk, reset, X : in STD_LOGIC;
          Z : out STD_LOGIC);
end serial_BCD_Ex3;

architecture process_3 of serial_BCD_Ex3 is
type state_type is (Init, B10, B11, B20, B21, B2X, B3X0, B31);
signal state, next_state: state_type;
begin
begin
-- Process 1 - state register
state_register: process (clk, reset)
begin
    if (reset = '1') then
        state <= Init;
    else if (CLK'event and CLK= '1') then
        state <= next_state;
    end if;
    end if;
end process;
-- Process 2 - next state function
next_state_func: process (X, state)
begin
    case state is
        when Init =>
            if (X = '0') then
                next_state <= B10;
            else
                next_state <= B11;
            end if;
            when B10 =>
                if (X = '0') then
                    next_state <= B20;
                else
                    next_state <= B21;
                end if;
                when B11 =>
                    next_state <= B2X;
                    when B20 =>
                        next_state <= B3X0;
                        when B21 =>
                            if (X = '0') then
                                next_state <= B3X0; else
                                    next_state <= B31;
                            end if;
                            when B2X =>
                                if (X = '0') then
                                    next_state <= B3X0;
-- (continued in the next column)

```

This work is protected by United States copyright laws  
and is provided solely for the use of instructors in teaching  
their courses and assessing student learning. Dissemination  
or sale of any part of this work (including on the World Wide Web)  
will destroy the integrity of the work and is not permitted.



## **4-45.**

```

library IEEE;
use IEEE.std_logic_1164.all;
entity prob_5_43 is
  port (clk, reset : in STD_LOGIC;
        X : in STD_LOGIC_VECTOR(2 downto 1);
        Z : out STD_LOGIC);
end prob_5_43;

architecture process_3 of prob_5_43 is
  type state_type is (A, B, C, D);
  signal next_state, state : state_type;
begin
  -- Process 1 - state register
  state_register: process (clk, reset)
  begin
    if (reset = '1') then
      state <= A;
    elsif (clk'event and clk = '1') then
      state <= next_state;
    end if;
  end process;

  -- Process 2 - next state function
  next_state_func: process (X, state)
  begin
    case state is
      when A =>
        case X is
          when "00" =>
            next_state <= A;
          when "01" =>
            next_state <= B;
          when "10" =>
            next_state <= B;
          when "11" =>
            next_state <= A;
          when others => next_state <= A;
        end case;
      when B =>
        case X is
          when "00" =>
            next_state <= A;
          when "01" =>
            next_state <= A;
          when "10" =>
            next_state <= D;
          when "11" =>
            next_state <= D;
          when others => next_state <= A;
        end case;
      when C =>
        case X is
          when "00" =>
            next_state <= A;
          when "01" =>
            next_state <= A;
          when "10" =>
            next_state <= C;
          when "11" =>
            next_state <= C;
          when others => next_state <= A;
        end case;
      when D =>
        case X is
          when "00" =>
            next_state <= C;
          when "01" =>
            next_state <= B;
          when "10" =>
            next_state <= B;
          when "11" =>
            next_state <= C;
          when others => next_state <= A;
        end case;
    end case;
  end process;
end process_3;

when D =>
  case X is
    when "00" =>
      next_state <= C;
    when "01" =>
      next_state <= B;
    when "10" =>
      next_state <= B;
    when "11" =>
      next_state <= C;
    when others => next_state <= A;
  end case;
end case;
end process;

-- Process 3 -output function
output_func: process (X, state)
begin
  case state is
    when A =>
      case X is
        when "00" =>
          Z <= '0';
        when "01" =>
          Z <= '0';
        when "10" =>
          Z <= '1';
        when "11" =>
          Z <= '0';
        when others => Z <= 'X';
      end case;
    when B =>
      case X is
        when "00" =>
          Z <= '0';
        when "01" =>
          Z <= '0';
        when "10" =>
          Z <= '1';
        when "11" =>
          Z <= '1';
        when others => Z <= 'X';
      end case;
    when C =>
      case X is
        when "00" =>
          Z <= '1';
        when "01" =>
          Z <= '0';
        when "10" =>
          Z <= '1';
        when "11" =>
          Z <= '0';
        when others => Z <= 'X';
      end case;
    when D =>
      case X is
        when "00" =>
          Z <= '1';
        when "01" =>
          Z <= '1';
        when "10" =>
          Z <= '0';
        when "11" =>
          Z <= '1';
        when others => Z <= 'X';
      end case;
    end case;
  end process;
end process_3;

```

--Continued in next column

**4-46.**

```

library IEEE;
use IEEE.std_logic_1164.all;
entity prob_5_44 is
  port (clk, reset,
        X : in STD_LOGIC;
        Z : out STD_LOGIC);
end prob_5_44;

architecture process_3 of prob_5_44 is
type state_type is (A, B, C, D, E, F);
signal state, next_state: state_type;
begin

-- Process 1 - state register
state_register: process (clk, reset)
begin
  if (reset = '1') then
    state <= A;
  else if (CLK'event and CLK= '1') then
    state <= next_state;
  end if;
end if;
end process;

-- Process 2 - next state function
next_state_func: process (X, state)
begin
  case state is
    when A =>
      if X = '0' then
        next_state <= B;
      else
        next_state <= D;
      end if;
    when B =>
      if X = '0' then
        next_state <= D;
      else
        next_state <= C;
      end if;
  end case;
end process;
-- Continued in next column

  Z <= '1';
when F =>
  Z <= '1';
-- Continued in next column
  when C =>
    if X = '0' then
      next_state <= A;
    else
      next_state <= F;
    end if;
  when D =>
    if X = '0' then
      next_state <= F;
    else
      next_state <= C;
    end if;
  when E =>
    if X = '0' then
      next_state <= C;
    else
      next_state <= E;
    end if;
  when F =>
    if X = '0' then
      next_state <= E;
    else
      next_state <= F;
    end if;
  end case;
end process;
-- Process 3 -output function
output_func: process (X, state)
begin
  case state is
    when A =>
      Z <= '0';
    when B =>
      Z <= '0';
    when C =>
      Z <= '0';
    when D =>
      Z <= '1';
    when E =>
      Z <= '1';
  end case;
end process;
end process_3;
-- Continued in next page

```

This work is protected by United States copyright laws  
and is provided solely for the use of instructors in teaching  
their courses and assessing student learning.  
Unauthorized reproduction or sale of any part of this work  
will destroy the integrity of the work and is not permitted.

#### 4-47.

```

library IEEE;
use IEEE.std_logic_1164.all;
entity prob_5_46 is
    port (clk, reset, NI, Start, Stop, L0, L1, L2, L3, TZ : in STD_LOGIC;
          MX, PST, TM, V1, V2, V3, VE : out STD_LOGIC);
end prob_5_46;

architecture process_3 of prob_5_46 is
type state_type is (Init, Fill_1, Fill_2, Fill_3, Mix, Empty);
signal state, next_state: state_type;
begin

-- Process 1 - state register
state_register: process (clk, reset)
begin
    if (reset = '1') then
        state <= Init;
    else if (CLK'event and CLK= '1') then
        state <= next_state;
    end if;
end if;
end process;

-- Process 2 - next state function
next_state_func: process (NI, Start, Stop, L0, L1, L2, L3, TZ, state)
begin
    if Stop = '1' then
        next_state <= Init;
    else
        case state is
            when Init =>
                if Start = '1' then
                    next_state <= Fill_1;
                else
                    next_state <= Init;
                end if;
            when Fill_1 =>
                if L1 = '1' then
                    next_state <= Fill_2;
                else
                    next_state <= Fill_1;
                end if;
            when Fill_2 =>
                if L2 = '1' then
                    if NI = '1' then
                        next_state <= Fill_3;
                    else
                        next_state <= Mix;
                    end if;
                else
                    next_state <= Fill_2;
                end if;
        end case;
    end if;
end process;

-- Process 3 - output function
output_func: process (L2, L3, NI, TZ, Stop, state)
begin
    MX <= '0';
    PST <= '0';
    TM <= '0';
    V1 <= '0';
    V2 <= '0';
    V3 <= '0';
    VE <= '0';
    case state is
        when Init =>
            when Fill_1 =>
                V1 <= '1';
            when Fill_2 =>
                V2 <= '1';
                if ((L2 and not NI and not Stop) = '1') then
                    PST <= '1';
                end if;
            when Fill_3 =>
                V3 <= '1';
                if ((L3 and not Stop) = '1') then
                    PST <= '1';
                end if;
        when Mix =>
            MX <= '1';
            if ((not TZ and not Stop) = '1') then
                TM <= '1';
            end if;
        when Empty =>
            VE <= '1';
    end case;
end process;
end process_3;

```

-- Continued in next column

**4-48.**

```

library IEEE;
use IEEE.std_logic_1164.all;
entity prob_5_47 is
    port (clk, reset, CR, N, D, Q : in STD_LOGIC;
          DJ, RC : out STD_LOGIC);
end prob_5_47;

architecture process_3 of prob_5_47 is
type state_type is (S0, S5, S10, S15, S20, S25, RT);
signal state, next_state: state_type;
begin

-- Process 1 - state register
state_register: process (clk, reset)
begin
    if (reset = '1') then
        state <= S0;
    else if (CLK'event and CLK= '1') then
        state <= next_state;
    end if;
end if;
end process;

-- Process 2 - next state function
next_state_func: process (CR, N, D, Q, state)
begin
    case state is
        when S0 =>
            if N = '1' then
                next_state <= S5;
            elsif D = '1' then
                next_state <= S10;
            elsif Q = '1' then
                next_state <= S25;
            else
                next_state <= S0;
            end if;
        when S5 =>
            if CR = '1' then
                next_state <= RT;
            elsif N = '1' then
                next_state <= S10;
            elsif D = '1' then
                next_state <= S15;
            elsif Q = '1' then
                next_state <= S25;
            else
                next_state <= S5;
            end if;
        when S10 =>
            if CR = '1' then
                next_state <= RT;
            elsif N = '1' then
                next_state <= S10;
            end if;
        when S15 =>
            if CR = '1' then
                next_state <= RT;
            elsif N = '1' then
                next_state <= S20;
            elsif D = '1' then
                next_state <= S25;
            elsif Q = '1' then
                next_state <= S25;
            else
                next_state <= S15;
            end if;
        when S20 =>
            if CR = '1' then
                next_state <= RT;
            elsif N = '1' then
                next_state <= S20;
            elsif D = '1' then
                next_state <= S25;
            elsif Q = '1' then
                next_state <= S25;
            else
                next_state <= S20;
            end if;
        when S25 =>
            next_state <= S0;
        when RT =>
            next_state <= S0;
    end case;
end process;

-- Process 3 - output function
output_func: process (CR, N, D, Q, state)
begin
    DJ <= '0';
    RC <= '0';
    case state is
        when S25 =>
            DJ <= '1';
        when RT =>
            RC <= '1';
        when others => null;
    end case;
end process;
end process_3;

```

*This work is protected by United States copyright laws  
and is provided solely for the use of instructors in teaching  
their courses and assessing student learning. Dissemination  
or sale of any part of this work (including on the World Wide  
Web) without the permission of the author(s) or publisher  
is illegal and unconstitutional.  
Please purchase additional copies if needed.  
Any illegal distribution or sale of copyrighted material  
is illegal and unconstitutional.*

-- Continued in next column

---

4-49.

The schematic in Figure 4-49 does not include a reset signal. The model below includes a reset to make the model simulate correctly.

```
module problem449(Clock, Reset, X, Y);
    input Clock, Reset, X;
    output Y;

    wire A, B, AxorX, AxorX_n;

    dff g0(Clock, Reset, B, A);
    dff g1(Clock, Reset, AxorX_n, B);
    xor g2(AxorX, A, X);
    not g3(AxorX_n, AxorX);
    xor g4(Y, B, AxorX);
endmodule
```

---

## 4-50.

The schematic in Figure 4-49 does not include a reset signal. The model below includes a reset to make the model simulate correctly.

```
module problem450(Clock, Reset, X, Y);
    input Clock, Reset, X;
    output Y;

    reg state, next_state;
    parameter state0 = 2'b00, state1 = 2'b01, state2 = 2'b10, state3 = 2'b11;
    reg Y;

    always @(posedge Clock or posedge Reset)
    begin
        if (Reset)
            state <= state0;
        else
            state <= next_state;
    end

    always @(state or X)
    begin
        case (state)
            state0: next_state = X ? state0 : state1;
            state1: next_state = X ? state2 : state3;
            state2: next_state = X ? state1 : state0;
            state3: next_state = X ? state3 : state2;
        endcase
    end

    always @(state or X)
    begin
        case (state)
            state0: Y = X;
            state1: Y = ~X;
            state2: Y = ~X;
            state3: Y = X;
        endcase
    end
endmodule
```

---

**4-51.**

```
module problem_6_38 (S, D, Y);      always @(S or D)
  begin
    input [1:0] S;
    input [3:0] D;
    output Y;
    reg Y;
    // (continued in the next column)
    case (S)
      2' b00 : Y <= D[0];
      2' b01 : Y <= D[1];
      2' b10 : Y <= D[2];
      2' b11 : Y <= D[3];
    endcase;
  end
endmodule
```

---

**4-52.\***

```
module problem_6_39 (S, D, Y);      always @(S or D)
  begin
    input [1:0] S;
    input [3:0] D;
    output Y;
    reg Y;
    // (continued in the next column)
    if (S == 2' b00) Y <= D[0];
    else if (S == 2' b01) Y <=
D[1];
    else if (S == 2' b10) Y <= D[2];
    else Y <= D[3];
  end
endmodule
```

This work is protected by United States copyright laws  
and is provided solely for the use of instructors in teaching  
their courses and assessing student learning. Dissemination  
or sale of any part of this work (including on the World Wide Web)  
will destroy the integrity of the work and is not permitted.

**4-53.<sup>+</sup>**

```

//Serial BCD to Excess 3 Converter
module serial_BCD_Ex3(clk, reset, X, Z);
input clk, reset, X;
output Z;

reg[2:0] state, next_state;
parameter Init = 3' b000, B10 = 3' b001,
B11=3'b011, B20= 3' b010, B21 = 3'
b110,
B2X = 3' b111, B3X0 = 3'b100, B31 = 3'
b101;
reg Z;

// State Register
always@(posedge clk or posedge reset)
begin
if (reset == 1)
    state <= Init;
else
    state <= next_state;
end

// Next StateFunction
always@(X or state)
begin
case (state)
Init: if (X == 0)
    next_state <= B10;
else
    next_state <= B11;
B10: if(X == 0)
    next_state <= B20;
else
    next_state <= B21;
B11: next_state <= B2X;
B20: next_state <= B3X0;
B21: if(X == 0)
    next_state <= B3X0;
else
    next_state <= B31;
// (continued in the next column)


```

```

B2X: if (X ==0)
    next_state <= B3X0;
else
    next_state <= B31;
B3X0: next_state <= Init;
B31: next_state <= Init;
endcase
end

// Output Function
always@(X or state)
begin
case (state)
Init: if (X == 0)
    Z <= 1;
else
    Z <= 0;
B10: if (X == 0)
    Z <= 1 ;
else
    Z <= 0;
B11: Z <= X;
B20: Z <= X;
B21: if (X == 0)
    Z <= 1;
else
    Z <= 0;
B2X: if (X == 0)
    Z <= 1;
else
    Z <= 0;
B3X0: Z <= X;
B31: Z <= 1;
endcase
end
endmodule

```



**4-54.**

```

// State Diagram in Figure 5-40 using Verilog
module prob_5_51 (clk, reset, X, Z);
input clk, reset;
input[1:2] X;
output Z;
reg[1:0] state, next_state;
parameter A = 2'b00, B = 2'b01, C = 2'b11, D = 2'b10;
reg Z;

// State Register
always@(posedge clk or posedge reset)
begin
if (reset == 1)
    state <= A;
else
    state <= next_state;
end

// Next StateFunction
always@(X or state)
begin
case (state)
A: if (X == 2'b01 | X == 2'b10)
    next_state <= B;
else
    next_state <= A;
B: if (X == 2'b10 | X == 2'b11)
    next_state <= D;
else
    next_state <= A;
C: if (X == 2'b00 | X == 2'b01)
// (continued in the next column)
    next_state <= A;
D: if (X == 2'b00 | X == 2'b11)
    next_state <= C;
else
    next_state <= B;
endcase
end

// Output Function
always@(X or state)
begin
case (state)
A: if (X == 2'b01 | X == 2'b00 | X == 2'b11)
    Z <= 0;
else
    Z <= 1;
B: if (X == 2'b10 | X == 2'b11)
    Z <= 1;
else
    Z <= 0;
C: if (X == 2'b00 | X == 2'b10)
    Z <= 1;
else
    Z <= 0;
D: if (X == 2'b00 | X == 2'b11 | X == 01)
    Z <= 1;
else
    Z = 0;
endcase
end
endmodule

```

This work is protected by United States copyright laws and is provided solely for the use of instructors in teaching their courses and assessing student learning. Dissemination or sale of any part of this work (including on the Internet) without the express written permission of the author or publisher is illegal. All rights reserved.

---

4-55.

```

// State Diagram in Figure 5-41 using Verilog
module prob_5_52 (clk, reset, X, Z);
    input clk, reset;
    input X;
    output Z;
    reg[2:0] state, next_state;
    parameter A = 3'b000, B = 3'b001,
    C = 3'b010, D = 3'b011, E = 3'b100,
    F = 3'b101;
    reg Z;
    // State Register
    always@(posedge clk or posedge reset)
    begin
        if (reset == 1)
            state <= A;
        else
            state <= next_state;
    end
    // Next StateFunction
    always@(X or state)
    begin
        case (state)
            A: if (X == 1)
                next_state <= D;
            else
                next_state <= B;
            B: if (X == 1)
                next_state <= C;
            else
                next_state <= D;
            C: if (X == 1)
                (continued in the next column)

```

```

                next_state <= F;
            else
                next_state <= A;
            D: if (X == 1)
                next_state <= C;
            else
                next_state <= F;
            E: if (X == 1)
                next_state <= E;
            else
                next_state <= C;
            F: if (X == 1)
                next_state <= F;
            else
                next_state <= E;
        endcase
    end
    // Output Function
    always@(X or state)
    begin
        case (state)
            A: Z <= 0;
            B: Z <= 0;
            C: Z <= 0;
            D: Z <= 1;
            E: Z <= 1;
            F: Z <= 1;
        endcase
    endmodule

```

**4-56.**

```

// State Machine for Batch Mixing System (Figure 5-29)
module batch_mixing_system (clk, reset, START,
STOP, L0, L1, L2, L3, NI, TZ, V1, V2, V3, PST, MX,
TM, VE);
input clk, reset, START, STOP, L0, L1, L2, L3, NI, TZ;
output V1, V2, V3, PST, MX, TM, VE;
reg V1, V2, V3, PST, MX, TM, VE;
reg[2:0] state, next_state;
parameter Init = 3' b000, Fill_1 = 3' b001,
Fill_2 = 3' b010, Fill_3 = 3' b011, Mix = 3' b100,
Empty = 3' b101;
// State Register
always@(posedge clk or posedge reset)
begin
if (reset == 1)
    state <= Init;
else
    state <= next_state;
end
// Next StateFunction
always@(* START or STOP or L0 or L1 or L2 or L3 or
TZ or state)
begin
case (state)
Init: if (START == 1 & STOP == 0)
    next_state <= Fill_1;
else
    next_state <= Init; // (continued on the next
page)
Fill_1: if (STOP == 1)
    next_state <= Init;
else if (L1 == 1)
    next_state <= Fill_2;
else
    next_state <= Fill_1;
Fill_2: if (STOP == 1)
    next_state <= Init;
else if (L2 == 1)
    if (NI == 1)
        next_state <= Fill_3;
    else
        next_state <= Mix;
else
    next_state <= Fill_2;
Fill_3: if (STOP == 1)
    next_state <= Init;
else if (L3 == 1)
// (continued in the next column)
next_state <= Mix;
else
    next_state <= Fill_3;
end
end
endmodule

```

next\_state <= Mix;  
else  
 next\_state <= Fill\_2;  
Mix: if (STOP == 1)  
 next\_state <= Init;  
else if (TZ == 1)  
 next\_state <= Empty;  
else  
 next\_state <= Mix;  
Empty: if (STOP == 1 | L0 == 1)  
 next\_state <= Init;  
else  
 next\_state <= Empty;  
endcase  
end  
// Output Function  
always@(\* L2 or NI or STOP or L3 or TZ or state)
begin
case (state)
Fill\_1: V1 <= 0;  
Fill\_2: begin  
 V2 <= 0;  
 if (L2 & ~NI & ~STOP)  
 PST <= 1;  
 else  
 PST <= 0;  
end  
Fill\_3: begin  
 V3 <= 0;  
 if (L3 & ~STOP)  
 PST <= 1;  
 else  
 PST <= 0;  
end  
Mix: begin  
 MX <= 1;  
 if (~TZ & ~STOP)  
 TM <= 1;  
 else  
 TM <= 0;  
end  
Empty: VE <= 1;  
endcase  
end

---

4-57.

```

// State Machine for Jawbreaker Vending Machine
module jawbreaker_vending_machine (clk, reset, CR, N, D,
Q, RC, DJ);
input clk, reset, CR, N, D, Q;
output RC, DJ;
reg RC, DJ;
reg[6:0] state, next_state;
parameter Init = 7' b0000001, S5c = 7' b0000010,
S10c = 7' b0000100, S15c = 7' b0001000, S20c = 7'
b0010000,
Dispense = 7' b0100000, Coin_Return = 7' b1000000;

// State Register
always@(posedge clk or posedge reset)
begin
if (reset == 1)
    state <= Init;
else
    state <= next_state;
end
// Next StateFunction
always@(CR or N or D or Q or state)
begin
case (state)
Init: if (N == 1)
    next_state <= S5c;
else if (D == 1)
    next_state <= S10c;
else if (Q == 1)
    next_state <= Dispense;
else
    next_state <= Init;
S5c: if (N == 1)
    next_state <= S10c;
else if (D == 1)
    next_state <= S15c;
else if (Q == 1)
    next_state <= Dispense;
else if (CR == 1)
    next_state <= Coin_Return;
else
    next_state <= S5c;
// (continued in the next column)

```

S10c: if (N == 1)  
next\_state <= S15c;  
else if (D == 1)  
next\_state <= S20c;  
else if (Q == 1)  
next\_state <= Dispense;  
else if (CR == 1)  
next\_state <= Coin\_Return;  
else  
next\_state <= S10c;

S15c: if (N == 1)  
next\_state <= S20c;  
else if (D == 1)  
next\_state <= Dispense;  
else if (Q == 1)  
next\_state <= Dispense;  
else if (CR == 1)  
next\_state <= Coin\_Return;  
else  
next\_state <= S15c;

S20c: if (N == 1)  
next\_state <= Dispense;  
else if (D == 1)  
next\_state <= Dispense;  
else if (Q == 1)  
next\_state <= Dispense;  
else if (CR == 1)  
next\_state <= Coin\_Return;  
else  
next\_state <= S20c;

Dispense: next\_state <= Init;  
Coin\_Return: next\_state <= Init;  
endcase

end

// Output Function

always@(state)

begin

RC <= 0;  
DJ <= 0;  
case (state)  
Dispense: DJ <= 1;  
Coin\_Return: RC <= 1;  
endcase

end

endmodule

---

4-58.

(Errata: Part a should read “signal D1 for flip-flop 1.”)

- a) There is a setup time violation at 28ns.
- b) There is a hold time violation at 16ns and a setup time violation at 24ns.

**4-59.\***

- a) The longest direct path delay is from input X through the two XOR gates to the output Y.

$$t_{\text{delay}} = t_{\text{pdXOR}} + t_{\text{pdXOR}} = 0.04 + 0.04 = 0.08 \text{ ns}$$

- b) The longest path from an external input to a positive clock edge is from input X through the XOR gate and the inverter to the B Flip-flop.

$$t_{\text{delay}} = t_{\text{pdXOR}} + t_{\text{pdINV}} + t_{\text{sFF}} = 0.04 + 0.01 + 0.02 = 0.07 \text{ ns}$$

- c) The longest path delay from the positive clock edge is from Flip-flop A through the two XOR gates to the output Y.

$$t_{\text{delay}} = t_{\text{pdFF}} + 2 t_{\text{pdXOR}} = 0.08 + 2(0.04) = 0.16 \text{ ns}$$

- d) The longest path delay from positive clock edge to positive clock edge is from clock on Flip-flop A through the XOR gate and inverter to clock on Flip-flop B.

$$t_{\text{delay-clock edge to clock edge}} = t_{\text{pdFF}} + t_{\text{pdXOR}} + t_{\text{pdINV}} + t_{\text{sFF}} = 0.08 + 0.04 + 0.01 + 0.02 = 0.15 \text{ ns}$$

- e) The maximum frequency is  $1/t_{\text{delay-clock edge to clock edge}}$ . For this circuit,  $t_{\text{delay-clock edge to clock edge}}$  is 0.15 ns, so the maximum frequency is  $1/0.15 \text{ ns} = 6.67 \text{ GHz}$ .

Comment: The clock frequency may need to be lower due to other delay paths that pass outside of the circuit into its environment. Calculation of this frequency cannot be performed in this case since data for paths through the environment is not provided.

**4-60.**

- a) The longest direct path delay is from input X through the four XOR gates to the output Y.

$$t_{\text{delay}} = 4 t_{\text{pdXOR}} = 4(0.04) = 0.16 \text{ ns}$$

- b) The longest path from an external input to a positive clock edge is from input X through three XOR gates and the inverter to the clock of the second B Flip-flop.

$$t_{\text{delay}} = 3 t_{\text{pdXOR}} + t_{\text{pdINV}} + t_{\text{sFF}} = 3(0.04) + 0.01 + 0.02 = 0.15 \text{ ns}$$

- c) The longest path delay from the positive clock edge is from the first Flip-flop A through the four XOR gates to the output Y.

$$t_{\text{delay}} = t_{\text{pdFF}} + 4 t_{\text{pdXOR}} = 0.08 + 4(0.04) = 0.24 \text{ ns}$$

- d) The longest path delay from positive clock edge to positive clock edge is from the first Flip-flop A through three XOR gates and one inverter to the clock of the second Flip-flop B.

$$t_{\text{delay-clock edge to clock edge}} = t_{\text{pdFF}} + 3 t_{\text{pdXOR}} + t_{\text{pdINV}} + t_{\text{sFF}} = 0.08 + 3(0.04) + 0.01 + 0.02 = 0.23 \text{ ns}$$

- e) The maximum frequency is  $1/t_{\text{delay-clock edge to clock edge}}$ . For this circuit, the delay is 0.23 ns so the maximum frequency is  $1/0.23 \text{ ns} = 4.35 \text{ GHz}$ .

Comment: The clock frequency may need to be lower due to other delay paths that pass outside of the circuit into its environment. Calculation of this frequency cannot be performed in this case since data for paths through the environment is not provided.

**4-61.**

There are a number of ways to model the timing behavior, but since the book has not gone into great detail about modeling timing and some of the features of Verilog and VHDL for modeling timing (e.g., Verilog's \$specify block) and checking for setup/hold time violations, the example below illustrates a simple approach that does not require knowledge of these features.

```

`timescale 1ps/1ps

module problem461(Clock, Reset, X, Y);
    input Clock, Reset, X;
    output Y;

    wire A, B, AxorX, AxorX_n;

    dff_v g0(Clock, Reset, B, A);
    dff_v g1(Clock, Reset, AxorX_n, B);
    xor #40 g2(AxorX, A, X);
    not #10 g3(AxorX_n, AxorX);
    xor #40 g4(Y, B, AxorX);
endmodule

module dff_v(CLK, RESET, D, Q);
    input CLK, RESET, D;
    output Q;
    reg Q;

    always @ (posedge CLK or posedge RESET)
    begin
        if (RESET)
            Q <= 1'b0;
        else
            Q <= #80 D;
    end
endmodule

```

```


`timescale 1ps/1ps
module problem461_tb();
    reg x, clk, reset;
    wire y;
    // Set the period lower than 130 ps to
    // account for not checking the set up time
    // (20 ps).
    parameter PERIOD = 125;
    problem461 DUT(clk, reset, x, y);

    initial
    begin
        x = 1'b1;
        clk = 1'b0;
        reset = 1'b1;
        #PERIOD;
        reset = 1'b0;
        x = 1'b0;
    end

    always
        #(PERIOD/2) clk = ~clk;
endmodule

```

Incorrect behavior with the clock period set to 125 ps (Output y should toggle between 0 and 1 on every clock cycle with x set to 0):



Correct behavior with the clock period set to 175 ps:

