# Chapter 7

### Digital Design and Computer Architecture: ARM®

**Edition** 


Sarah L. Harris and David Money Harris






# Chapter 7 :: Topics

- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture








### Introduction

- Microarchitecture: how to implement an architecture in hardware
- Processor:
  - Datapath: functional blocks
  - Control: control signals








### Microarchitecture

- Multiple implementations for a single architecture:
  - Single-cycle: Each instruction executes in a single cycle
  - Multicycle: Each instruction is broken up into series of shorter steps
  - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once





### Processor Performance

### Program execution time

**Execution Time = (#instructions) (cycles/instruction) (seconds/cycle)** 


#### Definitions:

- CPI: Cycles/instruction
- clock period: seconds/cycle
- IPC: instructions/cycle = IPC

### Challenge is to satisfy constraints of:

- Cost
- Power
- Performance





### ARM Processor

- Consider subset of ARM instructions:
  - Data-processing instructions:
    - ADD, SUB, AND, ORR
    - with register and immediate Src2, but no shifts
  - Memory instructions:
    - LDR, STR
    - with positive immediate offset
  - Branch instructions:
    - B




### **Architectural State Elements**


# Determines everything about a processor:

- Architectural state:
  - 16 registers (including PC)
  - Status register
- Memory






### **ARM Architectural State Elements**









- Datapath
- Control






- Datapath
- Control






- Datapath: start with LDR instruction
- Example: LDR R1, [R2, #5]
  LDR Rd, [Rn, imm12]










# Single-Cycle Datapath: LDR fetch


#### **STEP 1:** Fetch instruction














# Single-Cycle Datapath: LDR Reg Read


### **STEP 2:** Read source operands from RF












# Single-Cycle Datapath: LDR Immed.

#### **STEP 3:** Extend the immediate








# Single-Cycle Datapath: LDR Address

### **STEP 4:** Compute the memory address









### Single-Cycle Datapath: LDR Mem Read

STEP 5: Read data from memory and write it back to register file









# Single-Cycle Datapath: PC Increment

### **STEP 6:** Determine address of next instruction








# Single-Cycle Datapath: Access to PC

#### PC can be source/destination of instruction









# Single-Cycle Datapath: Access to PC

#### PC can be source/destination of instruction

- Source: R15 must be available in Register File
  - PC is read as the current PC plus 8









# Single-Cycle Datapath: Access to PC

#### PC can be source/destination of instruction

- Source: R15 must be available in Register File
  - PC is read as the current PC plus 8
- Destination: Be able to write result to PC








# Single-Cycle Datapath: STR

### **Expand datapath to handle STR:**

Write data in Rd to memory

funct




 $\bar{I} = 1$ 

Register


STR Rd, [Rn, imm12]






#### With immediate Src2:

- Read from Rn and Imm8 (ImmSrc chooses the zero-extended Imm8 instead of Imm12)
- Write ALUResult to register file
- Write to Rd




ADD Rd, Rn, imm8






#### With immediate Src2:

- Read from Rn and Imm8 (ImmSrc chooses the zero-extended Imm8 instead of Imm12)
- Write ALUResult to register file
- Write to Rd



ADD Rd, Rn, imm8





#### With register Src2:


- Read from Rn and Rm (instead of Imm8)
- Write ALUResult to register file
- Write to Rd

#### **Data-processing**


31:28	27:26 25	24:21	20	19:16	15:12	11:0		11:7	6:5 4	3:0
cond	op 00 I	cmd	S	Rn	Rd	Src2	Register	shamt5	sh 0	Rm
funct						I = 0				

ADD Rd, Rn, Rm






#### With immediate Src2:




ADD Rd, Rn, imm8






#### With register Src2:

- Read from Rn and Rm (instead of Imm8)
- Write ALUResult to register file
- Write to Rd



ADD Rd, Rn, Rm






# Single-Cycle Datapath: B

### Calculate branch target address:

BTA = (ExtImm) + (PC + 8)


ExtImm = Imm24 << 2 and sign-extended




#### Branch








# Single-Cycle Datapath: ExtImm




ImmSrc <sub>1:0</sub>	ExtImm	Description
00	{24'b0, Instr <sub>7:0</sub> }	Zero-extended imm8
01	{20'b0, Instr <sub>11:0</sub> }	Zero-extended imm12
10	{6{Instr <sub>23</sub> }, Instr <sub>23:0</sub> }	Sign-extended imm24















































FlagW<sub>1:0</sub>: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)






- FlagW<sub>1:0</sub>: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)
- ADD, SUB update all flags (NZCV)
- AND, ORR only updateNZ flags







- FlagW<sub>1:0</sub>: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)
- ADD, SUB update all flags (NZCV)
- AND, ORR only update

  NZ flags
  - So, two bits needed:

$$FlagW_1 = 1: NZ$$

saved ( $ALUFlags_{3:2}$  saved)

FlagW = 1


 $FlagW_0 = 1: CV$ 



2015


aved (ALUFI

# Single-Cycle Control















#### Submodules:

- Main Decoder
- ALU Decoder
- PC Logic









#### Submodules:

- Main Decode
- ALU Decoder
- PC Logic








## Control Unit: Main Decoder

Op	Funct <sub>5</sub>	Funct <sub>0</sub>	Туре	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	RegW	RegSrc	ALUOp
00	0	X	DP Reg	0	0	0	0	XX	1	00	1
00	1	X	DP Imm	0	0	0	1	00	1	X0	1
01	X	0	STR	0	X	1	1	01	0	10	0
01	X	1	LDR	0	1	0	1	01	1	X0	0
11	X	X	В	1	0	0	1	10	0	X1	0




#### Submodules:

- Main Decoder
- ALU Decoder
- PC Logic









### Review: ALU


ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR








### Review: ALU









#### Submodules:

- Main Decoder
- ALU Decoder
- PC Logic








#### Control Unit: ALU Decoder

ALUOp	Funct <sub>4:1</sub> (cmd)	Funct <sub>0</sub> (S)	Туре	ALUControl <sub>1:0</sub>	FlagW <sub>1:0</sub>
0	X	X	Not DP	00	00
1	0100	0	ADD	00	00
		1			11
	0010	0	SUB	01	00
		1			11
	0000	0	AND	10	00
		1			10
	1100	0	ORR	11	00
		1			10


- $FlagW_1 = 1$ :  $NZ (Flags_{3:2})$  should be saved
- FlagW<sub>0</sub> = 1: CV (Flags<sub>1:0</sub>) should be saved






#### Submodules:

- Main Decoder
- ALU Decoder
- PC Logic









### Single-Cycle Control: PC Logic

# PCS = 1 if PC is written by an instruction or branch (B): PCS = ((Rd == 15) & RegW) | Branch




If instruction is executed: PCSrc = PCSElse PCSrc = 0 (i.e., PC = PC + 4)






# Single-Cycle Control









# Single-Cycle Control: Cond. Logic








## Conditional Logic




#### **Function:**

- 1. Check if instruction should execute (if not, force PCSrc, RegWrite, and MemWrite to 0)
- 2. Possibly update Status Register (Flags<sub>3:0</sub>)






## Conditional Logic




#### **Function:**

- 1. Check if instruction should execute (if not, force PCSrc, RegWrite, and MemWrite to 0)
- 2. Possibly update Status Register (Flags<sub>3:0</sub>)







## Single-Cycle Control: Conditional Logic








### Conditional Logic: Conditional Execution




Depending on condition mnemonic ( $Cond_{3:0}$ ) and condition flags ( $Flags_{3:0}$ ) the instruction is executed (CondEx = 1)






### Conditional Logic: Conditional Execution

Flags<sub>3:0</sub> is the status register



Depending on condition mnemonic ( $Cond_{3:0}$ ) and condition flags ( $Flags_{3:0}$ ) the instruction is executed (CondEx = 1)






## Review: Condition Mnemonics

Cond <sub>3:</sub>	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	$ar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	С
0011	CC / LO	Carry clear / Unsigned lower	Ē
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	$\overline{N}$
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	$ar{V}$
1000	HI	Unsigned higher	ĪC
1001	LS	Unsigned lower or same	$ZOR\overline{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored

#### Conditional Logic: Conditional Execution






**Example:** 

AND R1, R2, R3

**Cond**<sub>3:0</sub>=1110 (unconditional)


=> **CondEx** = 1





### Conditional Logic: Conditional Execution

Flags<sub>3:0</sub> = NZCV



**Example:** 

EOREQ R5, R6, R7


 $Cond_{3:0}=0000 (EQ)$ : if  $Flags_{3:2}=0100$ 

CondEx = 1






## Conditional Logic



#### **Function:**


- 1. Check if instruction should execute (if not, force PCSrc, RegWrite, and MemWrite to 0)
- 2. Possibly update Status Register (Flags<sub>3:0</sub>)





### Conditional Logic: Update (Set) Flags

 $Flags_{3:0} =$ **NZCV** 




Flags<sub>3:0</sub> **updated** (with ALUFlags<sub>3:0</sub>) if:

FlagW is 1 (i.e., the instruction's S-bit is 1) **AND** 





#### Conditional Logic: Update (Set) Flags




#### Recall:

- ADD, SUB
   update all Flags
- AND, OR update
   NZ only
- So Flags status register has two write enables:

FlagW<sub>1:0</sub>






### Review: ALU Decoder

ALUOp	Funct <sub>4:1</sub> (cmd)	Funct <sub>0</sub> (S)	Туре	ALUControl <sub>1:0</sub>	FlagW <sub>1:0</sub>
0	X	X	Not DP	00	00
1	0100	0	ADD	00	00
		1			11
	0010	0	SUB	01	00
		1			11
	0000	0	AND	10	00
		1			10
	1100	0	ORR	11	00
		1			10


- $FlagW_1 = 1$ :  $NZ (Flags_{3:2})$  should be saved
- $FlagW_0 = 1$ :  $CV (Flags_{1:0})$  should be saved





## Conditional Logic: Update (Set) Flags


All Flags updated



Example: SUBS R5, R6, R7

FlagW<sub>1:0</sub> = 11 AND CondEx = 1 (unconditional) => FlagWrite<sub>1:0</sub> = 11






## Conditional Logic: Update (Set) Flags

Flags<sub>3:0</sub> = NZCV

- Only
   Flags<sub>3:2</sub>
   updated
- i.e., onlyNZ Flagsupdated



Example: ANDS R7, R1, R3


FlagW<sub>1:0</sub> = 10 AND CondEx = 1 (unconditional) => FlagWrite<sub>1:0</sub> = 10



# Example: ORR


Op	Funct <sub>s</sub>	Funct <sub>0</sub>	Type	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	RegW	RegSrc	dOnTV






## Example: ORR


Op	Funct <sub>s</sub>	$Funct_0$	Type	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	RegW	RegSrc	ALUOp
00	0	X	DP Reg	0	0	0	0	XX	1	00	1









## Example: ORR



























No change to datapath













ALUOp	Funct <sub>4:1</sub> (cmd)	Funct <sub>0</sub> (S)	Туре	ALUControl <sub>1:0</sub>	FlagW <sub>1:0</sub>	NoWrite
0	X	X	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1010	1	СМР	01	11	1






## Extended Functionality: Shifted Register








## Extended Functionality: Shifted Register



#### No change to controller






### Review: Processor Performance


#### **Program Execution Time**

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x  $T_C$






## Single-Cycle Performance




 $T_c$  limited by critical path (?instr?)






## Single-Cycle Performance



 $T_C$  limited by critical path (LDR)





## Single-Cycle Performance

#### Single-cycle critical path:

$$T_{cl} = t_{pcq\_PC} + t_{mem} + t_{dec} + \max[t_{mux} + t_{RFread}, t_{sext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

#### Typically, limiting paths are:

- memory, ALU, register file

$$-T_{cl} = t_{pcq\_PC} + 2t_{mem} + t_{dec} + t_{RFread} + t_{ALU} + 2t_{mux} + t_{RFsetup}$$




# Single-Cycle Performance Example

Element	Paramete r	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	120
Decoder	$t_{ m dec}$	70
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF}$ read	100
Register file setup	$t_{RF}$ setup	60

 $T_{c1} = ?$ 






# Single-Cycle Performance Example

Element	Parame ter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	120
Decoder	$t_{ m dec}$	70
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF}$ read	100
Register file setup	$t_{RF}$ setup	60

$$T_{cl} = t_{pcq\_PC} + 2t_{mem} + t_{dec} + t_{RFread} + t_{ALU} + 2t_{mux} + t_{RFsetup}$$
  
=  $[50 + 2(200) + 70 + 100 + 120 + 2(25) + 60]$  ps  
= **840 ps**






## Single-Cycle Performance Example

Program with 100 billion instructions:

```
Execution Time = # instructions x CPI x T_C
= (100 \times 10^9)(1)(840 \times 10^{-12} \text{ s})
= 84 seconds
```





# ARM Single-cycle

