

Analog IC Design

Lab 09 (Mini Project 01)

Two-Stage Miller OTA

Intended Learning Objectives

In this lab you will:

- Learn how to generate and use gm/ID design curves.
- Learn how to design a two-stage Miller OTA achieving given specifications.
- Learn how to simulate the open-loop characteristics of the two-stage Miller OTA.
- Learn how to simulate the closed-loop characteristics of the two-stage Miller OTA.

PART 1: gm/ID Design Charts

Download ADT:

- Go to <https://adt.master-micro.com>
- Register using your university or corporate email address. If you are a student or fresh grad, select academia as your organization type. If you don't have a university or corporate email address then register as unemployed and include your LinkedIn profile URL, but your account may take some time to get reviewed and approved.
- Read ADT readme file. Visit ADT website again and generate a free personal license.
- Use the spectre example LUTs included in ADT. Do NOT generate new LUTs.

Using ADT Device Xplore, plot the following design charts vs gm/ID for both PMOS and NMOS. Set $V_{DS} = V_{DD}/3$ and $L = 0.18\mu, 0.5\mu, 0.5\mu, 2\mu$.

- 1) gm/gds
- 2) ID/W
- 3) gm/Cgg (use advanced Y expression)
- 4) VGS

PART 2: OTA Design

Use gm/Id methodology to design a differential input, single-ended output **two-stage Miller-compensated OTA**. The OTA is to be used as a buffer (unity gain feedback configuration) to probe sensitive internal signals in a complex mixed-signal design. The OTA should achieve the specs below.

Technology	0.13um	0.18um
Supply voltage	1.2V	1.8V
Static gain error	$\leq 0.05\%$	$\leq 0.05\%$
CMRR @ DC	$\geq 74\text{dB}$	$\geq 74\text{dB}$
Phase margin (avoid pole-zero doublets)	$\geq 70^\circ$	$\geq 70^\circ$

OTA current consumption	$\leq 60\mu\text{A}$	$\leq 60\mu\text{A}$
CMIR – high	$\geq 0.6\text{V}$	$\geq 1\text{V}$ 0.8V
CMIR – low	$\leq 0.2\text{V}$	$\leq 0.2\text{V}$
Output swing	$0.2 - 1\text{V}$	$0.2 - 1.6\text{V}$
Load	5pF	5pF
Buffer closed loop rise time (10% to 90%)	$\leq 70\text{ns}$	$\leq 70\text{ns}$
Slew rate (SR)	$5\text{V}/\mu\text{s}$	$5\text{V}/\mu\text{s}$

Use an ideal external 10uA DC current source in your test bench (not included in the OTA current consumption spec), but design your own bias circuit (current mirrors). Create a schematic and an appropriate symbol for the OTA.

→ Suggested Design Procedure (you may create your own!):

- 1) Use a single 10uA DC current source and a single DC voltage source in your test bench. Design your own current mirrors and bias circuitry.
- 2) A reasonable starting point for C_C is $0.5C_L$. You may refine this choice by doing sweeps in simulation.
- 3) Calculate the unity gain frequency (UGF) from the rise time requirement ($t_{rise} = 2.2\tau$). Hence, calculate $g_{m1,2}$.
- 4) From the SR requirement, calculate the current required in the first stage (I_{B1}): $SR = \frac{I_{B1}}{C_C}$. Given the total current budget, calculate the current of the second stage.
- 5) Calculate gm/ID of the first stage.
- 6) Show that the closed-loop gain for a buffer is $A_{vCL} \approx 1 - \frac{1}{A_{vOL}}$, where A_{vOL} is the open-loop gain. Given A_{vCL} gain error spec ($\%error = \left| \frac{actual - ideal}{ideal} \right| \times 100$), calculate the required DC gain in dB.
- 7) Assign larger gain for the first stage (why?). Do not split the gain equally between the two stages. You may assume the first stage gain is twice that of the second stage (6dB difference).
- 8) Given the 1st stage gain, calculate L (channel length) of the 1st stage input. You may assume input and load have the same gds.
- 9) Given VA of the first stage current mirror load, select L. Note that VA slightly decreases with gm/ID, which is not known yet. To get an estimate for L, you may ignore this dependence and assume a relatively large gm/ID for the load at this point (e.g., gm/ID = 15).¹
- 10) Given the PM spec, calculate gm/ID of the second stage input transistor (Hint: assume $\omega_{p2} = 4\omega_u$).
- 11) Given the CMIR-high and Swing-high specs, calculate max vdsat for tail current source and output load. Take the lower value and assume $V^* = vdsat$. Note that always $V^* > vdsat$; thus, this assumption already adds some margin to make sure they are driven a little more into saturation. Now you have gm/ID of these two transistors. Note that these two transistors are identical (they form a current mirror; thus, they have same L and same gm/ID) except for the current (and width).
- 12) Use the CMRR spec to find gds of the tail current source (note that the second stage does not affect the CMRR). However, to complete this step you need gm of the current mirror load. This is not known yet, because we want VGS of 1st stage load = VGS of 2nd stage input. To break this deadlock, assume a relatively low gm/ID (e.g., gm/ID = 10) for first stage current mirror load². Thus, get gds of tail current source.

¹ This step is needed if you are using design charts with 'L' as a parameter. You can skip this step if you are using the ADT Sizing Assistant and use the gds directly as your condition.


² For current mirror load, we first assumed gm/ID = 15 then we assumed gm/ID = 10. Is this contradicting? No. For the DC gain, we assumed a bit high gm/ID = 15 because if it is eventually a lower value (< 15) VA will be higher (gm/ID $\uparrow \Rightarrow V_A \downarrow$) and the gain will be even better than the spec (positive error). Next, for the CMRR (A_{vcm}) we assumed a bit low

- 13) Tail current source and 2nd stage load must have the same L (they form a current mirror). Thus, get gds of the 2nd stage load (note that both g_m and g_{ds} are proportional to I_D).
- 14) Given the 2nd stage gain, calculate g_{ds} and L of the 2nd stage input transistor. This transistor is now fully specified; thus, calculate its V_{GS}.
- 15) Note that you need to avoid systematic offset. Use V_{GS} charts to guarantee that 1st stage current mirror load and 2nd stage input transistor have the same V_{GS}. **Use this condition to determine the g_m/I_D of the current mirror load in the first stage.** Check that the calculated g_m/I_D is larger than the one you assumed before (to guarantee that the CMRR is satisfied). Otherwise, re-iterate with the new g_m/I_D value (if the difference is large). If this step is not done properly, you will find that V_{OUT} goes towards V_{DD} or GND and one of the output transistors is out of saturation. **In order to make sure that the systematic offset is canceled, you can sweep the width of the current mirror load with fine step till V_{OUT} is around V_{DD}/2.**
- 16) Verify that your g_m/I_D choices do not violate the CMIR and the peak-to-peak output swing.
- 17) Choose R_Z to place the zero at infinity (some designers may move the LHP zero to the vicinity of the non-dominant pole to improve the PM). Do **NOT** place the LHP zero at a frequency less than ω_{p2} .

Report the following:

- 1) Detailed design procedure and hand analysis. Justify why you used NMOS or PMOS input pair for each stage.
- 2) A table showing W, L, g_m, I_D, g_m/I_D, v_{dsat}, V_{ov} = V_{GS} - V_{TH}, and V* = 2I_D/g_m of all transistors (as calculated from g_m/I_D curves).

PART 3: Open-Loop OTA Simulation



Create a testbench similar to the one shown above (the shown schematic is from the 5T OTA lab). Note that IDC connection in the test bench (sinking or sourcing) may be different from the one shown above depending on the type of your input pair (PMOS/NMOS).

NOTE: The open-loop simulation will NOT work UNLESS there is ZERO offset voltage.

Report the following:

g_m/I_D = 10 because if it eventually higher (> 10) Av_{cm} will be smaller and the CMRR will be even better than the spec (positive error). If eventually g_m/I_D < 10 or > 15 then we will have to reiterate.

1) Schematic of the OTA and bias circuit with DC node voltages clearly annotated.

- Use $V_{ICM} = V_{DD}/3$.
- Is the current (and g_m) in the input pair exactly equal?
- What is DC voltage at the output of the first stage? Why?
- What is DC voltage at the output of the second stage? Why?

1) Diff small signal ccs:

- Use AC analysis (1Hz:10Gz, logarithmic, 10 points/decade).
- Set $V_{IDAC} = 1$ and $V_{ICMAC} = 0$.
- Use $V_{ICM} = V_{DD}/3$.

→ Cadence Hint: Use Cadence calculator expressions to calculate circuit parameters (A_o , A_o in dB, BW, GBW, UGF). You may use Cadence calculator to create other useful expressions.

Name	Type	Expression/Signal/File
A_o	expr	$y_{max}(\text{mag}(VF("/VOUT")))$
A_{o_dB}	expr	$dB20(y_{max}(\text{mag}(VF("/VOUT"))))$
BW	expr	$\text{bandwidth}(VF("/VOUT") \ 3 \ \text{"low"})$
fu	expr	$\text{unityGainFreq}(VF("/VOUT"))$
GBW	expr	$(A_o * BW)$

- Plot diff gain (in dB) vs frequency.
- Compare simulation results with hand calculations in a table.

2) CM small signal ccs:

- Use AC analysis (1Hz:10Gz, logarithmic, 10 points/decade).
- Set $V_{ICMAC} = 1$ and $V_{IDAC} = 0$.
- Use $V_{ICM} = V_{DD}/3$.
- Plot CM gain in dB vs frequency.
- Compare simulation results with hand calculations in a table.

3) (Optional) CMRR:

→ Cadence Hint: In Mentor Pyxis you have to get A_{vd} and A_{vcm} from two independent simulation runs (we cannot run both simultaneously because we have single ended output, thus we cannot differentiate between diff and CM signals at the output). But for Cadence Virtuoso you should use XF analysis (1Hz:10Gz, logarithmic, 10 points/decade) because you need to calculate the transfer function between multiple inputs and a single output.

→ Cadence Hint: Access XF analysis results from the results browser or from adexl results tab (Right Click -> Direct Plot -> Main Form). You may use this expression in the calculator to plot the CMRR:

$dB20(\text{mag}(\text{getData}("/V2" \ ?result \ "xf")) - dB20(\text{mag}(\text{getData}("/V1" \ ?result \ "xf"))) .$

- Use $V_{ICM} = V_{DD}/3$.
- Plot CMRR in dB vs frequency.
- Compare simulation results with hand calculations in a table.

2) (Optional) Diff large signal ccs:

- Use $V_{ICM} = V_{DD}/3$.
- Use DC sweep (**not parametric sweep**) $V_{ID} = -0.1:1m:0.1$. You must use a small step because the gain region is very small (steep slope).
- From the plot, what is the value of V_{out} at $V_{ID} = 0$. Compare it with the value you obtained in DC OP.
- Plot V_{OUT} vs V_{ID} .
- Plot the derivative of V_{OUT} vs V_{ID} . Is the peak less than the value of A_{vd} obtained from ac analysis? Why?

4) CM large signal ccs (region vs V_{ICM}):


- Use **DC sweep** (not parametric sweep) $V_{ICM} = 0:10m:V_{DD}$.

- Plot “region” OP parameter vs VICM for the input pair and the tail current source (0 cut-off, 1 triode, 2 sat, 3 subth, and 4 breakdown).
- Plot “region” OP parameter vs VICM for the input pair and the tail current source.
- Find the CM input range (CMIR). Compare with hand analysis in a table.
- Note that the drawback of this method is that the “region” parameter cannot be experimentally measured in the lab.

5) (Optional) CM large signal ccs (GBW vs VICM):

- Use AC analysis (1Hz:10Gz, logarithmic, 10 points/decade).
- Set VIDAC = 1 and VICMAC = 0.
- Use **parametric sweep (not DC sweep)** VICM = 0:25m:VDD.
- Plot GBW vs VICM. Plot the results overlaid on the results of the previous method (region parameter).
- Annotate the CM input range. Calculate the input range as the range over which the GBW is within 90% of the max GBW, i.e., 10% reduction in GBW³.

PART 4: Closed-Loop OTA Simulation



Create a new testbench with the OTA connected in a unity gain buffer feedback configuration (the shown schematic is from the 5T OTA lab). Place a current probe (iprobe) or a zero voltage source in the feedback loop.

Report the following:

- 1) Schematic of the OTA and the bias circuit with DC OP point clearly annotated in unity gain buffer configuration.
 - Use $VICM = VDD/3$.
 - Are the DC voltages at the input terminals of the op-amp exactly equal? Why?


³ If you are using NMOS input pair, body effect may cause CMIR to extend till VDD (why?). If you are using PMOS input pair, body effect may cause CMIR to extend till GND (why?).

- Is the DC voltage at the output of the first stage exactly equal to the value in the open-loop simulation? Why?
 - Is the current (and gm) in the input pair exactly equal? Why?
- 2) Loop gain:
- Use STB analysis (1Hz:10Gz, logarithmic, 10 points/decade) in unity gain buffer configuration.
 - Use $V_{ICM} = V_{DD}/3$.
 - Plot loop gain in dB and phase vs frequency.
- Cadence Hint: Access STB analysis results from the results browser or from adexl results tab (Right Click in adexl Results tab-> Direct Plot -> Main Form).
- Compare DC gain, f_u , and GBW with those obtained from open-loop simulation. Comment
 - Report PM. Compare with hand calculations. Comment.
 - Compare simulation results with hand calculations in a table.
- 3) Slew rate:
- Apply a step input with the following parameters (delay = 1us, initial value = CMIR-low + 50mV, final value = CMIR-high – 50mV, rise time = 1ns, period = 1s, width = 1s). Note that we want a single step input, which is why we selected very large period and width for the pulse.
 - Run transient analysis (stop = 5us and step = 0.1ns).
 - Report V_{in} and V_{out} overlaid.
 - Report the slew rate.
 - Compare simulation results with hand calculations in a table.
- 4) Settling time:
- Apply a small signal step input with the following parameters (delay = 1us, initial value = $V_{DD}/3$, final value = $V_{DD}/3 + 5mV$, rise time = 1ns, period = 1s, width = 1s). Note that we want a single step input, which is why we selected very large period and width for the pulse. Note that we apply a small signal pulse (5mV step) to measure the small signal settling time.
 - Calculate the output rise time from simulation.
 - Compare simulation results with hand calculations in a table⁴.
 - Do you see any ringing? Why?

Part 5 (optional): DC Closed Loop AC Open-Loop OTA Simulation

Note that there will always be residual offset voltage between the first and second stages. This offset will drive the second stage output to one of the rails; thus, the biasing of the output stage will be disturbed. In order to avoid this problem, the DC OP point must be set by feedback, e.g., by putting the amplifier in unity gain buffer configuration in DC. Use a testbench similar to the one used in the 5T OTA lab as shown below. **Switches (sp1tswitch from analogLib library) are added in order to connect the feedback loop in DC and break it in AC (another option is to use resistors with different AC/DC values). Set S0 and S1 DC closed, and set S2 and S3 AC closed. The DC OP point is set by the unity gain feedback buffer connection, while the AC stimulus is set by the balun.**

⁴ The simulation result will be better than expected. Why? (Hint: Using $\tau_{rise} = 2.2\tau$ is based on first-order model. Is second-order system faster?)



Lab Summary

- In Part 1 you learned:
 - How to generate and use gm/ID design curves.
- In Part 2 you learned:
 - How to design two-stage Miller OTA meeting desired specifications.
- In Part 3 you learned:
 - How to simulate the small-signal differential gain of two-stage Miller OTA in open-loop configuration.
 - How to simulate the small-signal common-mode gain of two-stage Miller OTA in open-loop configuration.
 - How to simulate the large-signal differential characteristics of two-stage Miller OTA in open-loop configuration.
 - How to simulate the large-signal common-mode characteristics of two-stage Miller OTA in open-loop configuration.
- In Part 4 you learned:
 - How to simulate the small-signal differential gain of two-stage Miller OTA in closed-loop configuration.
 - How to simulate the small-signal common-mode gain of two-stage Miller OTA in closed-loop configuration.
 - How to simulate the large-signal differential characteristics of two-stage Miller OTA in closed-loop configuration.
 - How to simulate the large-signal common-mode characteristics of two-stage Miller OTA in closed-loop configuration.
- In Part 5 you learned:
 - How to use dc closed-loop configuration to simulate an ac open-loop configuration.

Acknowledgements

Thanks to all who contributed to these labs. Special thanks to Dr. Sameh A. Ibrahim for reviewing and editing the labs. If you find any errors or have suggestions concerning these labs, contact Hesham.omran@eng.asu.edu.eg.