
# Arquitectura del Computador II

Repaso.

Parte II






## Símbolos

Machine Language

Assembly Language

1010000110000001

ADD 1, Mem[129]




#### Sample Hack instructions:





@17


M = M+1




## Von Neumann Architecture:









# Registros

Data Registers


□ Add R1, R2


R1: 10

R2: 25


Address Registers

□ Store R1, @A






132









#### Hack language convention:

- SCREEN: base address of the screen memory map
- KBD: address of the keyboard memory map






#### To check which key is currently pressed:

- •Read the contents of RAM[24576] (address KBD)
- •If the register contains 0, no key is pressed
- •Otherwise, the register contains the scan code of the currently pressed key.


# Vector de Interrupciones




#### Vector de interrupciones x86


INT (Hex)	IRQ	Common Uses
00-01	Exception Handlers	
02	Non-Maskable IRQ	Non-Maskable IRQ (Parity Errors)
03-07	Exception Handlers	
08	Hardware IRQ0	System Timer
09	Hardware IRQ1	Keyboard
0A	Hardware IRQ2	Redirected (PIC2)
0B	Hardware IRQ3	Serial Comms. COM2/COM4
0C	Hardware IRQ4	Serial Comms. COM1/COM3
0D	Hardware IRQ5	Reserved / SoundCard
0E	Hardware IRQ6	Floppy Disk Controller
0F	Hardware IRQ7	Parallel Comms
10-6F	Software Interrupts	-
70	Hardware IRQ8	Real Time Clock
71	Hardware IRQ9	Redirected IRQ2
72	Hardware IRQ10	Reserved
73	Hardware IRQ11	Reserved
74	Hardware IRQ12	PS/2 Mouse
75	Hardware IRQ13	Math's Co-Processor
76	Hardware IRQ14	Hard Disk Drive
77	Hardware IRQ15	Reserved
78-FF	Software Interrupts	











010001000110010



Instruction:


010001000110010

ADD R3 R2



Assembly Language

ADD 1, Mem[129]



A "Symbolic Assembler" can

translate
"index" → Mem[129]

ADD 1, index

#### Alto nivel


```
class Main {
  static int x;
 function void main() {
   // Inputs and multiplies two numbers
   var int a, b, x;
   let a = Keyboard.readInt("Enter a number");
   let b = Keyboard.readInt("Enter a number");
   let x = mult(a,b);
   return;
 // Multiplies two numbers.
 function int mult(int x, int y) {
   var int result, j;
   let result = 0; let j = y;
   while \sim (j = 0) {
      let result = result + x;
      let j = j - 1;
   return result;
```

#### Código de maquina

Compilador




#### Compilación directa



requires  $n \cdot m$  translators


#### Compilación a 2 niveles




requires n + m translators

#### Compilación a dos niveles:

- Primera etapa de compilación: depende únicamente de los detalles del lenguaje fuente
- □ Segunda etapa de compilación : depende únicamente en los detalles del lenguaje destino



### Movimiento de data - Pila:



- 1. **POP 20**
- 2. POP 7
- 3. ADD 20, 7, result
- 4. PUSH result



#### Código VM


```
// z=(2-x)-(y+5)
push 2
push x
sub
push y
push 5
add
sub
pop z
```

(suponer que

x se refiere a static 0,

y se refiere a static 1, y


z se refiere a to static 2)



#### High-level code

```
function mult (x,y) {
   int result, j;
   result = 0;
   j = y;
   while ~(j = 0) {
      result = result + x;
      j = j -1;
   }
   return result;
}
```

#### Just after mult(7,3) is entered:



#### Just after mult(7,3) returns:



#### VM code (first approx.)

```
function mult(x,y)
   push 0
  pop result
  push y
   pop j
label loop
   push j
   push 0
   eq
   if-goto end
  push result
   push x
   add
   pop result
   push j
   push 1
   sub
   pop j
   goto loop
label end
  push result
   return
```


#### VM code

```
function mult 2
  push
         constant 0
         local 0
  pop
         argument 1
  push
         local 1
  pop
label
         loop
  push
         local 1
  push
         constant 0
  eq
  if-goto end
         local 0
  push
  push
         argument 0
  add
         local 0
  pop
         local 1
  push
         constant 1
  push
  sub
         local 1
  pop
  goto
         loop
label
         end
         local 0
  push
  return
```



# Principios del diseño:

- Compatibilidad
- Implementabilidad
- Programabilidad
- Usabilidad
- Eficiencia en codificación



# Tipos de Set de Instrucciones

- RISC Reduced Instruction Set Computer
- CISC Complex Instruction Set Computer
- MISC Minimal Instruction Set Computer
- VLIW Very Long Instruction Word
- EPIC Explicitly Parallel Instruction Computing
- OISC One Instruction Set Computer
- ZISC Zero Instruction Set Computer



- RISC Requiere alta cantidad de RAM, siempre ejecuta una única y simple instrucción por ciclo de reloj.
- CISC Realiza un conjunto de instrucciones.
- MISC Set simple y minimalista, usualmente lleva a necesidades sequenciales reduciendo nivel de paralelismo.
- VLIW Diseñado para explotar el paralelismo a nivel de instrucción.
   Contiene las instrucciones para ejecutarlas paralelamente.
- EPIC Permite la ejecución de instrucciones de forma paralela directamente en el compilador. Pensado en un proceso simple sin impacto en altas frecuencias de reloj.
- OISC Set básico de una única instrucción (operación incluída).
- ZISC Set basado en pattern matching y comparable con neural networks.



CISC	RISC
The original microprocessor ISA	Redesigned ISA that emerged in the early 1980s
Instructions can take several clock cycles	Single-cycle instructions
Hardware-centric design	Software-centric design
<ul> <li>the ISA does as much as possible using hardware circuitry</li> </ul>	<ul> <li>High-level compilers take on most of the burden of coding many software steps from the programmer</li> </ul>
More efficient use of RAM than RISC	Heavy use of RAM (can cause bottlenecks if RAM is limited)
Complex and variable length instructions	Simple, standardized instructions
May support microcode (micro- programming where instructions are treated like small programs)	Only one layer of instructions
Large number of instructions	Small number of fixed-length instructions
Compound addressing modes	Limited addressing modes

RISC

LOAD A, eax
LOAD B, ebx
PROD eax, ebx
STORE ebx, A

MULT B, A

High-level language program (in C)

```
swap (int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
one-to-many
C compiler
```

Assembly language program (for MIPS)

```
swap: sll $2, $5, 2

add $2, $4, $2

lw $15, 0($2)

lw $16, 4($2)


sw $16, 0($2)

sw $15, 4($2)

jr $31
```

Machine (object, binary) code (for MIPS)

```
000000 00000 00101 000100001000000
000000 00100 00010 000100000100000
```



Iw \$15, 0(\$2) Iw \$16, 4(\$2) sw \$16, 0(\$2) sw \$15, 4(\$2)

Machine Interpretation



# THANKS!

Any questions?

