



SINGLE-CHANNEL: 6N138 6N139

DUAL-CHANNEL: HCPL-2730 HCPL-2731





DESCRIPTION

The 6N138/9 and HCPL-2730/HCPL-2731 optocouplers consist of an AlGaAs LED optically coupled to a high gain split darlington photodetector.

The split darlington configuration separating the input photodiode and the first stage gain from the output transistor permits lower output saturation voltage and higher speed operation than possible with conventional darlington phototransistor optocoupler. In the dual channel devices, HCPL-2730/HCPL2731, an integrated emitter - base resistor provides superior stability over temperature.

The combination of a very low input current of 0.5 mA and a high current transfer ratio of 2000% makes this family particularly useful for input interface to MOS, CMOS, LSTTL and EIA RS232C, while output compatibility is ensured to CMOS as well as high fanout TTL requirements. An internal noise shield provides exceptional common mode rejection of 10 kV/µs.

FEATURES

- Low current 0.5 mA
- Superior CTR-2000%
- Superior CMR-10 kV/μs
- CTR guaranteed 0-70°C
- U.L. recognized (File # E90700)
- VDE recognized (File # 120915) Ordering option V, e.g., 6N138V
- Dual Channel HCPL-2730
- HCPL-2731

APPLICATIONS

- · Digital logic ground isolation
- Telephone ring detector
- EIA-RS-232C line receiver
- High common mode noise line receiver
- µP bus isolation
- · Current loop receiver



SINGLE-CHANNEL: 6N138 6N139 DUAL-CHANNEL: HCPL-2730 HCPL-2731

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise specified)						
Parameter		Symbol	Value	Units		
Storage Temperature		T _{STG}	-55 to +125	°C		
Operating Temperature		T _{OPR}	-40 to +85	°C		
Lead Solder Temperature (Wave solder only. See recommend SMD mounting)	T _{SOL}	260 for 10 sec	°C			
EMITTER						
DC/Average Forward Input Current	Each Channel	I _F (avg)	20	mA		
Peak Forward Input Current (50% duty cycle, 1 ms P.W.)	Each Channel	I _F (pk)	40	mA		
Peak Transient Input Current - (≤1 µs P.W., 300 pps)		I _F (trans)	1.0	Α		
Reverse Input Voltage	Each Channel	V _R	5	V		
Input Power Dissipation	Each Channel	P _D	35	mW		
DETECTOR						
Average Output Current	Each Channel	I _O (avg)	60	mA		
Emitter-Base Reverse Voltage	(6N138 and 6N139)	V _{ER}	0.5	V		
Supply Voltage Output Voltage	(6N138, HCPL-2730)	\/ \/	-0.5 to 7	V		
Supply Voltage, Output Voltage	(6N139, HCPL-2731)	V_{CC}, V_{O}	-0.5 to 18	V		
Output Power Dissipation	Each Channel	Po	100	mW		



SINGLE-CHANNEL: 6N138 6N139

DUAL-CHANNEL: HCPL-2730 HCPL-2731

ELECTRICAL CHARACTERISTICS (T_A = 0 to 70°C Unless otherwise specified)

INDIVIDUAL COMPONENT CHARACTERISTICS

Parameter	7	est Conditions	Symbol	Device	Min	Тур**	Max	Unit
EMITTER	T _A =25°C		\/	All		1.30	1.7	V
Input Forward Voltage	Each chann	nel (I _F = 1.6 mA)	V _F	All			1.75	V
Input Reverse Breakdown Voltage	(T _A = 2	5°C, I _R = 10 μA) Each Channel	BV _R	All	5.0	20		V
Temperature coefficient of forward			$(\Delta V_F/\Delta T_A)$	All		-1.8		mV/°C
DETECTOR								
	$(I_F = 0 \text{ mA}, V$	$V_{\rm O} = V_{\rm CC} = 18 \rm V)$		6N139		0.01	100	
Logic high output ourrent		Each Channel		HCPL-2731		0.01	100	
Logic high output current	$(I_F = 0 \text{ mA}, V_O = V_{CC} = 7 \text{ V})$		Іон	6N138		0.01	250	μA
		Each Channel		HCPL-2730		0.01	250	
	$(I_F = 1.6 \text{ mA}, V_O = \text{Open})$ $(V_{CC} = 18 \text{ V})$			6N138 6N139		0.4	1.5	
Logic low supply	$(I_{F1} = I_{F2} = 1.6 \text{ mA}, V_{CC} = 18 \text{ V})$		I _{CCL}	HCPL-2731		4.0	_	mA
	$(V_{O1} - V_{O2} = Open, \overline{V_{CC} = 7 V})$			HCPL-2730		1.3	3	
	$(I_F = 0 \text{ mA}, V_O = \text{Open}, V_{CC} = 18 \text{ V})$			6N135 6N136		0.05	10	_
Logic high supply	$(I_{F1} = I_{F2} = 0 \text{ mA}, V_{CC} = 18 \text{ V})$		I _{CCH}	HCPL-2731		0.10	20	μA
	$(V_{O1} - V_{O2} = 0)$	Open, $\overline{V_{CC}} = 7 \text{ V}$		HCPL-2730		0.10	20	

^{**} All Typicals at T_A = 25°C



SINGLE-CHANNEL: 6N138 6N139

Parameter	T	est Conditions	Symbol	Device	Min	Тур**	Max	Unit
COUPLED	$(I_F = 0.5 \text{ mA}, V_O = 0.4)$	V, V _{CC} = 4.5 V)		6N139	400	1100		%
		Each Channel		HCPL-2731	400	3500		70
-	$(I_F = 1.6 \text{ mA}, V_O = 0.4)$	V, V _{CC} = 4.5 V)	CTR	6N139	500	1300		%
Current transfer ratio (Note 1, 2)		Each Channel	CIK	HCPL-2731	500	2500		
(1010 1, 2)	$(I_F = 1.6 \text{ mA}, V_O = 0.4)$	V, V _{CC} = 4.5 V)		6N138	300	1300		
		Each Channel		HCPL-2730	300	2500		70
	$(I_F = 0.5 \text{ mA}, I_O = 2 \text{ m})$	$= 0.5 \text{ mA}, I_{O} = 2 \text{ mA}, V_{CC} = 4.5 \text{ V}$		6N139		0.08	0.4	
-	$(I_F = 1.6 \text{ mA}, I_O = 8 \text{ mA}, V_{CC} = 4.5 \text{ V})$			6N139		0.01	0.4	
		Each Channel		HCPL-2731		0.01	0.4	
	$(I_F = 0.5 \text{ mA}, I_O = 15 \text{ m})$	A, V _{CC} = 4.5 V)		6N139		0.13	0.4	1
Logic low output voltage output voltage (Note 2)		Each Channel	V_{OL}	HCPL-2731		0.13	0.4	V
	$(I_F = 12 \text{ mA}, I_O = 24 \text{ m})$	A, V _{CC} = 4.5 V)		6N139		0.20	0.4	l
		Each Channel		HCPL-2731		0.20	0.4	
	$(I_F = 1.6 \text{ mA}, I_O = 4.8 \text{ m})$	A, V _{CC} = 4.5 V)		6N138		0.10	0.4	
		Each Channel		HCPL-2730				

^{**} All Typicals at T_A = 25°C



SINGLE-CHANNEL: 6N138 6N139 DUAL-CHANNEL: HCPL-2730 HCPL-2731

Parameter	Te	est Conditions	Symbol	Device	Min	Тур**	Max	Unit
	$(R_L = 4.7 \text{ kg})$	Ω, I _F = 0.5 mA)		011400			30	
		T _A = 25°C		6N139		4	25	
	$(R_L = 4.7 \text{ kg})$	Ω , I _F = 0.5 mA)		HCPL-2731			120	
	Each Channel	$T_A = 25$ °C		1101 L-2131		3	100	
	$(R_L = 270)$	Ω , I _F = 12 mA)		6N139			2	
Propagation delay time to logic low		$T_A = 25^{\circ}C$	T _{PHL}	014133		0.2	1	μs
(Note 2) (Fig. 22)	$(R_L = 270)$	Ω , I _F = 12 mA)	'PHL	HCPL-2730			3	μο
	Each Channel	· ·		HCPL-2731		0.3	2	
	$(R_L = 2.2 \text{ kg})$	Ω, I _F = 1.6 mA)		6N138			15	
		$T_A = 25^{\circ}C$		011100		1.5	10	
		Ω , I _F = 1.6 mA)		HCPL-2731			25	
	Each Channel	$T_A = 25$ °C		HCPL-2730		1	20	
	·	Ω , I _F = 0.5 mA)		6N139			90	
		Each Channel		HCPL-2731				
	$(R_L = 4.7 \text{ k}\Omega, I_F = 0.5 \text{ mA}) T_A = 25^{\circ}\text{C}$			6N139		12	60	
		Each Channel		HCPL-2731		22		
Dranagation dalov	$(R_L = 270)$		6N139			10		
Propagation delay time to logic high		$T_A = 25^{\circ}C$	T _{PLH}			1.3	7	μs
(Note 2) (Fig. 22)	$(R_L = 270 \Omega, I_F = 12 mA)$,	HCPL-2730			15	•
		T _A = 25°C		HCPL-2731		5	10	
	$(R_L = 2.2 \text{ k}\Omega, I_F = 1.6 \text{ mA})$			6N138			50	
	Each Channel			HCPL-2730/1		_		
	$(R_L = 2.2 \text{ k}\Omega, I_F = 1.6)$			6N138		7	35	
		Each Channel		HCPL-2730/1		16		
Common mode transient immunity at logic high	$(I_F = 0 \text{ mA}, V_{CM} = 10 V_{P-P})$ $T_A = 25^{\circ}\text{C}, (R_L = 2.2 \text{ k}\Omega) \text{ (Note 3) (Fig. 23)}$		CM _H	6N138 6N139	1,000	10,000		V/µs
		Each Channel	IOMHI	HCPL-2730 HCPL-2731	1,000	10,000		ν/μο
Common mode	$(I_F = 1.6 \text{ mA}, V_{CM} = 10 \text{ V}_{P.}$ $T_A = 25^{\circ}\text{C}, (N_{CM})$	$_{-P}$ R _L = 2.2 kΩ) lote 3) (Fig. 23)		6N138 6N139				
transient immu- nity at logic low		Each Channel	CM _L	HCPL-2730 HCPL-2731	1,000	10,000		V/µs

^{**} All Typicals at $T_A = 25$ °C



SINGLE-CHANNEL: 6N138 6N139

DUAL-CHANNEL: HCPL-2730 HCPL-2731

ISOLATION CHARACTERISTICS (T _A = 0 to 70°C Unless otherwise specified)						
Characteristics	Test Conditions	Symbol	Min	Тур**	Max	Unit
Input-output insulation leakage current	(Relative humidity = 45%) $(T_A = 25^{\circ}C, t = 5 \text{ s})$ $(V_{I-O} = 3000 \text{ VDC})$ (Note 8)	I _{I-O}			1.0	μA
Withstand insulation test voltage	$(RH \le 50\%, T_A = 25^{\circ}C)$ (Note 4) (t = 1 min.)	V _{ISO}	2500			V _{RMS}
Resistance (input to output)	(Note 4) (V _{I-O} = 500 VDC)	R _{I-O}		10 ¹²		Ω
Capacitance (input to output)	(Note 4, 5) (f = 1 MHz)	C _{I-O}		0.6		pF
Input-Input Insulation leakage current	$(RH \le 45\%, V_{I-I} = 500 \text{ VDC}) \text{ (Note 6)}$ t = 5 s, (HCPL-2730/2731 only)	I _{I-I}		0.005		μA
Input-Input Resistance	(V _{I-I} = 500 VDC) (Note 6) (HCPL-2730/2731 only)	R _{I-I}		10 ¹¹		Ω
Input-Input Capacitance	(f = 1 MHz) (Note 6) (HCPL-2730/2731 only)	C _{I-I}		0.03		pF

^{**} All Typicals at T_A = 25°C

Notes

- Current Transfer Ratio is defined as a ratio of output collector current, I_D, to the forward LED input current, I_E times 100%.
- 2. Pin 7 open. (6N138 and 6N139 only)
- 3. Common mode transient immunity in logic high level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse signal V_{CM} , to assure that the output will remain in a logic high state (i.e., $V_O > 2.0$ V). Common mode transient immunity in logic low level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{CM} , to assure that the output will remain in a logic low state (i.e., $V_O < 0.8$ V).
- 4. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
- 5. For dual channel devices, C_{I-O} is measured by shorting pins 1 and 2 or pins 3 and 4 together and pins 5 through 8 shorted together.
- 6. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.

1



SINGLE-CHANNEL: 6N138 6N139 DUAL-CHANNEL: HCPL-2730 HCPL-2731

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Current Limiting Resistor Calculations

$$R_1 \text{ (Non-Invert)} = \frac{V_{DD1} - V_{DF} - V_{OL1}}{I_F}$$

$$R_1 \text{ (Invert)} = \underbrace{V_{DD1} - V_{OH1} - V_{DF}}_{I_F}$$

$$R_2 = \frac{V_{DD2} - = V_{OLX} (@ I_L - I_2)}{I_L}$$

Where:

V_{DD1} - Input Supply Voltage

V_{DD2} - Output Supply Voltage

V_{DF} - Diode Forward Voltage

V_{OL1} - Logic "0" Voltage of Driver

V_{OH1} - Logic "1" Voltage of Driver

IF - Diode Forward Current

V_{OLX} - Saturation Voltage of Output Transistor

I_L - Load Current Through Resistor R2

I2 - Input Current of Output Gate

	INPUT R1					OUTPU	Т									
IN			CMOS @ 5 V	CMOS @ 10 V	74XX	74LXX	74SXX	74LSXX	74HXX							
			R2 (V)	R2 (V)	R2 (V)	R2 (V)	R2 (V)	R2 (V)	R2 (V)							
CMOS	NON-INV.	2000														
@ 5 V	INV.	510														
CMOS	NON-INV.	5100														
@ 10 V	INV.	4700														
74XX	NON-INV.	2200														
14//	INV.	180														
74LXX	NON-INV.	1800	1000	2200	750	1000	1000	1000	560							
14L//	INV.	100	1000	2200	750	1000	1000	1000	300							
74SXX	NON-INV.	2000														
143//	INV.	360														
74LSXX	NON-INV.	2000														
14LSAA	INV.	180														
74HXX	NON-INV.	2000														
/411//	INV.	180														

Fig. 1 Resistor Values for Logic Interface




Fig. 2 Non-Inverting Logic Interface




Fig. 3 Inverting Logic Interface



SINGLE-CHANNEL: 6N138 6N139 DUAL-CHANNEL: HCPL-2730 HCPL-2731

Fig. 4 LED Forward Current vs. Forward Voltage




Fig. 6 Non-saturated Rise and Fall Times vs. Load Resistance (6N138 / 6N139 Only)





Fig. 8 Propagation Delay To Logic Low vs. Base-Emitter Resistance (HCPL-2730 / HCPL-2731 Only)



 \mbox{RBE} - $\mbox{BASE-EMITTER}$ RESISTANCE - $\mbox{M}\Omega$

Fig. 5 LED Forward Voltage vs. Temperature




Fig. 7 Non-saturated Rise and Fall Times vs. Load Resistance (HCPL-2730 / HCPL-2731 Only)





Fig. 9 Current Transfer Ratio vs. Forward Current (6N138 / 6N139 Only)




IF - FORWARD CURRENT - mA



SINGLE-CHANNEL: 6N138 6N139 DUAL-CHANNEL: HCPL-2730 HCPL-2731

Fig. 10 Current Transfer Ratio vs. Base-Emitter Resistance (6N138 / 6N139 Only)



 R_{BE} - BASE RESISTANCE ($k\Omega$)

Fig. 12 Output Current vs Output Voltage (6N138 / 6N139 Only)




Fig. 14 Output Current vs. Input Diode Forward Current (6N138 / 6N139 Only)




Fig. 11 Current Transfer Ratio vs. Forward Current (HCPL-2730 / HCPL-2731 Only)




Fig. 13 Output Current vs Output Voltage (HCPL-2730 / HCPL-2731 Only)





Fig. 15 Output Current vs Input Diode Forward Current (HCPL-2730 / HCPL-2731 Only)





SINGLE-CHANNEL: 6N138 6N139

Fig. 16 Logic Low Supply Current vs. Input Diode Forward Current (6N138 / 6N139 Only)

4.0

3.5

VCC = 5V

VCC = 18 V

IF - FORWARD CURRENT (mA)

Fig. 17 Logic Low Supply Current vs. Input Diode Forward Current (HCPL-2730 / HCPL-2731 Only)

TA = 25°C

HCPL-2731

VCC = 18 V

HCPL-2731

HCPL-2731

VCC = 7 V

O.1

Is - INPUT DIODE FORWARD CURRENT - mA

Fig. 18 Propagation Delay vs. Input Diode Forward Current (6N138 / 6N139 Only)




Fig. 19 Propagation Delay vs. Input Diode Forward Current (HCPL-2730 / HCPL-2731 Only)




Fig. 20 Propagation Delay to Logic Low vs. Pulse Period (6N138 / 6N139 Only)





Fig. 21 Propagation Delay to Logic Low vs. Pulse Period (HCPL-2730 / HCPL-2731 Only)





SINGLE-CHANNEL: 6N138 6N139

Fig. 22 Propagation Delay vs. Temperature (6N138 / 6N139 Only)





Fig. 23 Propagation Delay vs. Temperature (HCPL-2730 / HCPL-2731 Only)





SINGLE-CHANNEL: 6N138 6N139




Fig. 22 Switching Time Test Circuit





Fig. 23 Common Mode Immunity Test Circuit





SINGLE-CHANNEL: 6N138 6N139

DUAL-CHANNEL: HCPL-2730 HCPL-2731

Package Dimensions (Through Hole) PIN 1 ID. 0.270 (6.86) 0.250 (6.35) 5 6 7 8 0.000 (1.78) 0.000 (1.78) 0.000 (0.51) MIN 0.022 (0.56) 0.016 (0.41) 0.000 (0.54) TYP 0.000 (0.54) TYP







NOTEAll dimensions are in inches (millimeters)




SINGLE-CHANNEL: 6N138 6N139

DUAL-CHANNEL: HCPL-2730 HCPL-2731

ORDERING INFORMATION

Option	Example Part Number	Description
S	6n135S	Surface Mount Lead Bend
SD	6n135SD	Surface Mount; Tape and reel
Т	6n135T	0.4" Lead Spacing
U	6n135U	VDE0884
TV	6n135TV	VDE0884; 0.4" lead spacing
SV	6n135SV	VDE0884; surface mount
SDV	6n135SDV	VDE0884; surface mount; tape and reel


MARKING INFORMATION




Definitions					
1	Fairchild logo				
2	Device number				
3	VDE mark (Note: Only appears on parts ordered with VDE option – See order entry table)				
4	Two digit year code, e.g., '03'				
5	Two digit work week ranging from '01' to '53'				
6	Assembly package code				



SINGLE-CHANNEL: 6N138 6N139





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	ISOPLANAR™	Power247™	Stealth™
ActiveArray [™]	FASTr™	LittleFET™	PowerEdge™	SuperFET™
Bottomless™	FPS™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FRFET™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	GlobalOptoisolator™	MicroPak™	QFET®	SuperSOT™-8
DOME™	GTO™ .	MICROWIRE™	QS TM	SyncFET™
EcoSPARK™	HiSeC™	MSX TM	QT Optoelectronics™	TinyLogic [®]
E ² CMOS TM	I ² C TM	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	i-Lo TM	OCX TM	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
FACT Quiet Serie		OPTOLOGIC®	μSerDes™	UltraFET®
Across the board. Around the world.™ The Power Franchise® Programmable Active Droop™		OPTOPLANAR™ PACMAN™ POP™	SILENT SWITCHER® SMART START™ SPM™	VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I13