

Lab:

Customized Embedded Processor Design for IoT

Tim Bücher, Stephan Holljes, Yannick Keller | February 6, 2019

CHAIR FOR EMBEDDED SYSTEMS



Outline



- Introduction To The Project
 - ADPCM
 - Decoder
 - Flow
- 2 Optimizations
 - Performance
 - Area
- 3 Benchmarks
- 4 Conclusion
 - Further work
 - Challenges




ADPCM



Adaptive Differential Pulse Code Modulation (ADPCM)

- neighbouring audio samples often similiar to each other
- variant of differential pulse-code modulation (DPCM)
- varies size of quantization step (adaptive)
- much less data to send/store






Benchmarks

Decoder








Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT

Flow





Optimizations



Performance and Area Optimization



Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT

Benchmarks

Conclusion

Performance optimizations



Performance Optimization

- Optimized Clamping
- Optimized Value Prediction
- Added 3 extra ALUs



Performance optimizations



Performance Optimization

- Optimized Clamping
- Optimized Value Prediction
- Added 3 extra ALUs



Performance optimizations



Performance Optimization

- Optimized Clamping
- Optimized Value Prediction
- Added 3 extra ALUs



Performance optimization



```
/* Step 2 - Find new index value (for later) */
          index += indexTable[delta];
          tf ( tndex < 0 ) index = 0;
          if ( index > 88 ) index = 88:
          /* Step 3 - Separate sign and magnitude */
          sign = delta & 8:
          delta = delta & 7:
          /* Step 4 - Compute difference and new predicted value */
124 🔻
          vpdiff = step >> 3;
          if ( delta & 4 ) vpdiff += step;
          if ( delta & 2 ) vpdiff += step>>1;
          if ( delta & 1 ) vpdiff += step>>2;
          tf ( sign )
            valpred -= vpdiff;
            valored += vodiff:
          /* Step 5 - clamp output value */
          tf ( valpred > 32767 )
            valpred = 32767;
          else if ( valpred < -32768 )
            valpred = -32768;
          /* Step 6 - Update step value */
          step = stepsizeTable[index]:
```

```
/* Step 2 - Find new index value (for later) */
index += indexTable[delta];

index = _builtin_brownie32_(LAMPI(index);

unsigned int arg = ((step<cli>) & 0xFFFF0000) | delta;

valpred = _builtin_brownie32_VALPRED(arg, valpred);

valpred = _builtin_brownie32_CLAMPU(valpred);

step = stepsizeTable(index);
```

Benchmarks

117

120

125

126

118

Performance optimization



```
upper bound = "0000000000000000000000001011000";
     alu cmp alu flag = ALU.cmp(source1, lower bound):
     // signed less than is either sign bit is 1 with no overflow
                                sign bit is 0 with overflow
     alu cmp tmp flag = alu cmp alu flag[1:0]:
     alu cmp lt cond1 = alu cmp tmp flag == "10";
     alu cmp lt cond2 = alu cmp tmp flag == "01";
    clamp low = alu cmp lt cond1 | alu cmp lt cond2:
     alu cmp alu flag2 = ALU1.cmp(upper bound, source1);
     // signed less than is either sign bit is 1 with no overflow
                                sign bit is 0 with overflow
     alu cmp tmp flag2 = alu cmp alu flag[1:0]:
     alu cmp lt cond12 = alu cmp tmp flag == "10";
     alu cmp lt cond22 = alu cmp tmp flag == "01";
                       = alu cmp lt cond1 | alu cmp lt cond2:
     clamp high
     clamped = clamp low | clamp high;
44
     clamped value = (clamp low) ? lower bound:upper bound;
    result = (clamped) ? clamped value:source1;
     ForwardDataFromEXE(rd. result)
```

ASIP micro-operation description for clamping functions



Performance optimization



```
delta = source1[3:0];
sign = delta[3]:
zero16 = "00000000000000000":
zero17 = "0000000000000000000":
zero18 = "0000000000000000000":
zero19 = "000000000000000000000":
step tmp1 = source1[31:16];
step tmp2 = source1[31:17];
step tmp3 = source1[31:18];
step tmp4 = source1[31:19];
       <zero16. step tmp1>:
step 1s = <zero17, step tmp2>;
step 2s = <zero18, step_tmp3>;
step 3s = <zero19, step tmp4>:
delta3 = delta[2];
delta2 = delta[1]:
delta1 = delta[0];
vpdiff 1 = (delta3) ? step:zero;
vpdiff 2 = (delta2) ? step 1s:zero;
 vpdiff 3 = (delta1) ? step 2s:zero:
<temp1, flag1> = ALU.add(vpdiff 1, vpdiff 2):
<temp2. flag2> = ALU1.add(vpdiff 3, step 3s);
<temp3, flag3> = ALU2.add(temp1, temp2);
not temp3 = ~temp3:
<temp4, flag4> = ALU3.add(one, not temp3);
result = (sign) ? temp4:temp3:
ForwardDataFromEXE(rd, result)
```

ASIP micro-operation description for value prediction function



Area Optimization



Area Optimization

Removed all unused instructions (removed 20%)



Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT

Area Optimization



ADD	ELT	LW
SUB	ELTU	SB
MUL	EEQ	SH
DIV	ENEQ	SW
DIVU	ADDI	BRZ
MOD	SUBI	BRNZ
MODU	ANDI	JP
AND	ORI	JPL
NAND	XORI	TRAP
OR	LLSI	JPR
NOR	LRSI	JPRL
XOR	ARSI	NOP
LLS	LSOI	RETI
LRS	LB	EXBW
ARS	LH	EXHW

Available instructions



Area Optimization




ADD	ELT	LW
SUB	ELTU	SB
MUL	EEQ	SH
DIV	ENEQ	SW
DIVU	ADDI	BRZ
MOD	SUBI	BRNZ
MODU	ANDI	JP
AND	ORI	JPL
NAND	XORI	TRAP
OR	LLSI	JPR
NOR	LRSI	JPRL
XOR	ARSI	NOP
LLS	LSOI	RETI
LRS	LB	EXBW
ARS	LH	EXHW
	4.4	

Used instructions



Benchmarks - Cycles








Benchmarks Area - LUTs








Benchmarks Area - Slices








Benchmarks - Power usage






Power usage at 50MHz



Benchmarks - Power usage






Power usage at lowest possible frequency (37MHz / 21.8MHz / 36MHz)



Benchmarks - Power usage






Power usage at highest possible frequency (84Mhz / 77MHz / 77MhZ)



Benchmarks - Leakage and Dynamic power






Dynamic and Leakage power at 50MHz



Benchmarks - Leakage and Dynamic power





Dynamic and Leakage power at lowest possible frequency (37MHz /

21.8MHz / 36MHz)

Optimizations




Benchmarks

Introduction To The Project

Benchmarks - Leakage and Dynamic power





Dynamic and Leakage power at highest possible frequency (84MHz /

Lessons learned



Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT

Combine optimizations



- Both optimizations are independent of each other
- Combination could reduce area and increase performance



Parallelize



- Decode more than one sample in one instruction
- Time spent waiting for memory write can calculate next sample

Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT

Reduce register size



- All values needed are limited to 16 bit
- Currently registers are 32 bit



Not enough ALUs



Idea:

Use a single instruction to decode a sample

- Too many ALUs and calculations increase critical path

Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT



Benchmarks

Not enough ALUs



Idea:

Use a single instruction to decode a sample

Challenges:

- Too many ALUs and calculations increase critical path
- Data dependencies



Not enough ALUs



Idea:

Use a single instruction to decode a sample

Challenges:

- Too many ALUs and calculations increase critical path
- Data dependencies

Solution:

Use multiple instructions for portions of the algorithm



No easy way to add ROM



Idea:

Use some sort of LUT for the ADPCM tables

Challenge

ASIPmeister does not allow to easily add ROM

Solution:

- Add a new Resource with custom VHDL code
- (Was not feasible for us in the time given)

Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT

Benchmarks

No easy way to add ROM



Idea:

Use some sort of LUT for the ADPCM tables

Challenge:

ASIPmeister does not allow to easily add ROM

Solution:

- Add a new Resource with custom VHDL code
- (Was not feasible for us in the time given)



Benchmarks

No easy way to add ROM



Idea:

Use some sort of LUT for the ADPCM tables

Challenge:

ASIPmeister does not allow to easily add ROM

Solution:

- Add a new Resource with custom VHDL code
- (Was not feasible for us in the time given)

Compiler too optimized (-fomit-instructions -fomg-fast)



- Compiling with gcc with -O1 -O2 and -O3 did not run on the FPGA
- However, it ran in Modelsim

Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT



Benchmarks

Conclusion

Compiler too optimized (-fomit-instructions -fomg-fast)



- Compiling with gcc with -O1 -O2 and -O3 did not run on the FPGA
- However, it ran in Modelsim

Tim Bücher, Stephan Holljes, Yannick Keller - Lab ASIP IoT



CPU design too fragile?



Challenge:

- Removing unused instructions lead to failing execution on FPGA
- E.g. simply disabling the MUL instruction caused execution to fail before reaching main()

"Solution":

Run in Modelsim



CPU design too fragile?



Challenge:

- Removing unused instructions lead to failing execution on FPGA
- E.g. simply disabling the MUL instruction caused execution to fail before reaching main()

"Solution":

Run in Modelsim



CPU design too fragile?



Challenge:

- Removing unused instructions lead to failing execution on FPGA
- E.g. simply disabling the MUL instruction caused execution to fail before reaching main()

"Solution":

Run in Modelsim





Challenge:

- High school grade reading comprehension
- Shortest paths in Xilinx PlanAhead are not the critical path in the CPU design
- MicroOp-Code syntax has documentation

- RTFM
- Re-read the timing reports and re-do benchmarks





Challenge:

- High school grade reading comprehension
- Shortest paths in Xilinx PlanAhead are not the critical path in the CPU design
- MicroOp-Code syntax has documentation

- RTFM
- Re-read the timing reports and re-do benchmarks





Challenge:

- High school grade reading comprehension
- Shortest paths in Xilinx PlanAhead are not the critical path in the CPU design
- MicroOp-Code syntax has documentation

- RTFM
- Re-read the timing reports and re-do benchmarks





Challenge:

- High school grade reading comprehension
- Shortest paths in Xilinx PlanAhead are not the critical path in the CPU design
- MicroOp-Code syntax has documentation

- RTFM
- Re-read the timing reports and re-do benchmarks



Finding things to read is hard too



Challenge:

- ASIPmeister is somewhat old, documentation hard to find (or in Japanese)
- Searching the web for browniestd32 returns mostly recipies
- (Minor) Versions in the docs don't match used versions

"Solution":

Trial and error



Finding things to read is hard too



Challenge:

- ASIPmeister is somewhat old, documentation hard to find (or in Japanese)
- Searching the web for browniestd32 returns mostly recipies
- (Minor) Versions in the docs don't match used versions

"Solution":

Trial and error



Workflow



Challenge:

- In general a longer turn-around time for feedback than in usual software development
- "Blind coding" (no linting or other tools, feedback during compilation)
- Code generation (VHDL files, binutils) takes especially long
- Debugging the FPGA was unfeasible for us
- (For one day ASIPmeister wouldn't start at all, complaining about license issues)

Solution

Patience



Workflow



Challenge:

- In general a longer turn-around time for feedback than in usual software development
- "Blind coding" (no linting or other tools, feedback during compilation)
- Code generation (VHDL files, binutils) takes especially long
- Debugging the FPGA was unfeasible for us
- (For one day ASIPmeister wouldn't start at all, complaining about license issues)

Solution:

Patience

