Design and Architectures for Embedded Systems

Lars Bauer (Lehrstuhl Prof. Dr. J. Henkel)

CES - Chair for Embedded Systems

University of Karlsruhe, Germany

Today: An exemplary Design-Environment for extensible ASIPs

Where are we ?


System specification
- models of computation
-Spec languages
Design space exploration
-low power
-Performance
-Area
- …
refine
Optimization
-low power
-performance
-Area, …
Estimation&Simulation
-low power
-performance
-Area, …
System partitioning
Emb. Software
Optimization for:
-low power
-Performance
-Area, …
Middleware, RTOS
-Scheduling
Embedded Processor Design
- extens. Instruction
- Parameterization
- …
Hardware Design
- synthesis
embedded IP:
-PEs
-Memories
-Communication
-Peripherals
- …
IC technology
Integration
Prototyping
Tape out

Outline

- ASIP Meister
  - A development environment for ASIPs
- CoSy Compiler
  - A retargetable compiler development system
- Platinum Edition
  - A state-of-the-art prototyping hardware

ASIP Meister

- GUI-based Design Environment for extensible ASIPs (Application Specific Instruction set Processors)

- Creates:
  - HDL-Description for Simulation
  - HDL-Description for Synthesis
  - Architecture-Description for Software-Tools (C-Compiler, Assembler)

ASIP Meister – Main Menu



ASIP Meister – Design Goal



ASIP Meister – Architecture Design



ASIP Meister – Ressource Decl. ALU



ASIP Meister – Ressource Decl. PC



ASIP Meister – Storage Spec



ASIP Meister – Interface Definition



ASIP Meister – Instruction Definition



ASIP Meister – ADD Instruction



ASIP Meister – Exception



ASIP Meister – Estimation



ASIP Meister – C Definition



Data Type	Alignment	Size
char	8	8
short	16	16
int	32	32
long	32	32
float	32	32
double	64	64
pointer	32	32
struct	8	none
stack	32	none
data	8	none

ASIP Meister – Behavior Description



ASIP Meister – MicroOp. Description



ASIP Meister – MicroOp. Macro



ASIP Meister – MicroOp. Exception



ASIP Meister – Main Menu



ASIP Meister advantages

- GUI, with partial consistence checking
- Early Estimation
  - Delay
  - Power
  - Area
- Configurable Pipeline properties
  - Number of stages
  - Behavior of a stage
  - Number of delay slots
- Configurable Hardware Blocks
  - Bit-size
  - Internal implementation (e.g. rca vs. cla)

ASIP Meister advantages (cont'd)

- Automatically generated Control Unit
  - => Implement assembly-commands independent of each other
- VHDL Description at 3 different abstraction levels
  - Behavior
  - RT-Level
  - Gate-Level
- Software support
  - Assembler
  - C-Compiler

ASIP Meister disadvantages

- Installation
  - Not running with new JRE (> 1.3.x)
  - Binaries dynamically linked against old libstdc
- Only predefined Hardware Blocks
  - Documentation currently only available in Japanese
- Only very basic pipeline processors supported
  - No Data-forwarding
  - No multicycle-instruction without specific Hardware Block
- GUI consistence checking is not exhaustive
  - No assertion, that no internal reserved words are used (e.g. reg, fp, sp, mod)
  - No assertion, that all “must have’s” are included (e.g. Reset-Exception, Instruction-Memory-Access-Unit)

Integrating ASIP Meister into the design flow



Data flow from ASIP Meister to VHDL Simulation



CoSy Compiler & Meister CG

- CoSy Compiler:
  - Retargetabel Compiler Generator
  - Creates Compiler for a specific architecture
  - Rules are used to describe the target architecure
- Meister CG
  - New extension for ASIP Meister
  - Transforming CPU Behavior Description (i.e. Achitecture Description & Instruction Set Description) into CoSy rules

Example for CoSy Rule

```
RULE [add_0] add:mirPlus (rs0:register, imm:immediate) -> rd:register;
CONDITION { IS_UNSIGNED(add.type) &&
                (imm.value >=0) && (imm.value<256) }
COST 1;
EMIT {
    fprintf(outfile, “addui  %s, %s, $%i \n",
            REGNAME(rd), REGNAME(rs1),
            imm.value);
}
```



VHDL-simulation



Simulation-Output



CHIPit Platinum Edition

- State-of-the-Art Prototyping-Board
- 3 Virtex-II FPGAs
- Extensible up to 9 FPGAs
- Extension boards:
  - 128 MB SDRAM / 2 MB SRAM
  - LC-Display
  - I/O for logic analyser

Picture of Platinum Edition

Process flow for Hardware evaluation



Future work


Platinum-Hardware
SRAM
PC
UMR-Bus
FPGAs
SDRAM
LCD
DataMemory
CoSy
Instruction Memory
ASIP Meister
CPU

Laboratory for students

- Used programs & tools:
  - ASIP Meister (very detailed)
  - CoSy (using)
  - ModelSim (detailed)
  - Dlxsim (detailed)
  - Xilinx ISE (using)
- Learn, how to:
  - Design and create an ASIP
  - Find and implement new instructions
  - Simulate assembly-code with new instructions
  - Simulate a processor
  - Evaluate a design (processor & application)
  - Determine execution speed and power consumtion
  - Understand the side-effects of new instructions (area, power, speed)

References and Sources

- [ASIPMeister] ASIP Meister Homepage: http://www.eda-meister.org/asip-meister/
- [CoSy] Homepage von ACE, den Entwicklern des CoSy Übersetzers: www.ace.nl
- [ProDesign] ProDesign Homepage: http://www.prodesign-europe.com
- [Platinum] Broschüre zu der CHIPit Platinum Edition der Firma ProDesign: http://www.uchipit.com/ce/pdf/CHIPit_PlatinumEdition_Flyer.pdf