CPU Area & Performance Optimization

Juan Pedro Rodríguez Gracia & Rami Aqquid

ASIP Lab

Índice

- Motivation
- Area Optimization
 - Take out the unused instructions
 - Take out the unused Modules
 - Apply the Xilinx strategies
- Performance Optimization
 - Creation of new Instructions
 - Instruction Step 2
 - Instruction Step 5
 - Instruction Step 4
 - Instruction Step 4a
 - Intruction Step 4b
 - GCC optimizations
- 4 Looking into the future
- Statistics



Motivation

Why Area?

- Biggest Limitation
- Makes everything easy

Why Performance?

- Speed matters
- Physical limits (GHz)

Area Optimization

Goal

Our goal is to reduce the amount of Slices and LUT needed on the FPGA.

Points to focus on


- Take out the unused Instructions
- Take out the unused Modules
- Apply the Xilinx strategies



Take out the unused instructions

Steps

- Go to "https://wordcounter.net/"
- 2 Paste the .s text of the files
- Oblete all the instructions that doesn't appear



Take out the unused Modules

Steps

- Open ASIP meister
- Check unused modules
- Oelete them

A good Example

The MUL instruction and so its module aren't used, we can delete it

Apply the Xilinx strategies

As Xilinx has strategies for different purposes and we use this program, we are allowed to take advantage of all its potential.

Performance Optimization

Goal

Our Goal is to reduce the amount of clock cycles needed

Points to focus on

- Creation of new Instructions
- Addition of new Components
- Apply the GCC optimizations



Which instructions should I create?

As the algorithm is divided in steps I will create new instructions based on this classification



Instruction Step 2

The thought process

- Check if (index < 0)
 - 1 If the 32nd bit is 1, the number is negative
 - 2 Then assign depending on the comparation result
- 2 Check if (index >88)
 - We use the ALU to compare with 88
 - Then assign depending on the comparation result

Step 2 MicroInstruction

```
/* Step 2 - Find new index value (for later) */
index += indexTable[delta];
if ( index < 0 ) index = 0;
if ( index > 88 ) index = 88;
```

Instruction Step 5

Quick note

```
32767 = 0000\ 0000\ 0000\ 0000\ 0111\ 1111\ 1111\ 1111
-32768 = 1111\ 1111\ 1111\ 1111\ 1111\ 1000\ 0000\ 0000\ 0000
```

The thought process

- **1** Check if (*valpred* > *32767*)
 - Check if I have any 1 on the full of 0s part
 - If I have, assign the top-limit value
- ② Check if (valpred <-32768)</p>
 - Check if I have any 0 on the full of 1s part
 - If I have, assign the bottom-limit value

```
/* Step 5 - clamp output value */
if ( valpred > 32767 )
  valpred = 32767;
else if ( valpred < -32768 )
  valpred = -32768;</pre>
```

Instruction Step 4

The division into two different instructions

As we see two clearly differenciated parts, we are going to separate it in two Micro Instructions.



Instruction Step 4a

The thought process

- We calculate all shifts
- We make the assignation
- On every shift, If the condition is not satisfied, overrite with 0
- Quadruple add all the shifted values with the initial one

Step 4a Micro Instruction

```
vpdiff = step >> 3;
  ( delta & 4 ) vpdiff += step;
  ( delta & 2 ) vpdiff += step>>1;
  ( delta & 1 ) vpdiff += step>>2;
```

Quick note

We need two new ALU modules to create the Quadruple Adder Macro

Instruction Step 4b

The thought process

- We manually compliment by 2 the vpdiff value
- $oldsymbol{Q}$ According to the condition the final variable will be addded to $\pm vpdiff$

Step 4a Micro Instruction

```
if ( sign )
  valpred -= vpdiff;
else
  valpred += vpdiff;
```

GCC optimizations

The thought process

We simply use the make command, as always, but now we add the GCC -O flag $GCC_PARAM = -O3$



Looking into the future

Future Optimizations

- Area
 - Manual mapping on Xilinx
 - Change .s code
 - Deleting registers
- Performance
 - New modules for greater instructions
 - Finish the Step-based instructions job
 - Introducing parallelism



Statistics

CPUs	Clock Cycles	Register Slices	LUT Slices
Basic CPU	121892	3568	5142
Performance CPU	59242	3637	5953
Area CPU	121892	3056	3507

CPU Table: The clock cycles captured are under the -O3 GCC Flag

Problems Found

Problems

- Time constraints problem
- Custom Area Strategy Xilinx

Any Questions?

