
## Design and Architectures for Embedded Systems

Lars Bauer (Lehrstuhl Prof. Dr. J. Henkel)
CES - Chair for Embedded Systems
University of Karlsruhe, Germany

Today: An exemplary Design-Environment for extensible ASIPs



#### Where are we?



#### **Outline**

- ASIP Meister
  - A development environment for ASIPs
- CoSy Compiler
  - A retargetable compiler development system
- Platinum Edition
  - A state-of-the-art prototyping hardware

#### **ASIP Meister**


GUI-based Design Environment for extensible ASIPs (Application Specific Instruction set Processors)

- Creates:
  - HDL-Description for Simulation
  - HDL-Description for Synthesis
  - Architecture-Description for Software-Tools (C-Compiler, Assembler)


#### **ASIP Meister – Main Menu**




## **ASIP Meister – Design Goal**



## **ASIP Meister – Architecture Design**




### **ASIP Meister – Ressource Decl. ALU**




### **ASIP Meister – Ressource Decl. PC**

Resource Declaration:READ ONLY						
File Edit Search Help						
✓ Complete						
Instance	Instance Name	PC	Model Name	<b>e</b> pcu		
☑ PC	Model Path	/workdb/peas/				
⊠ !R	Use as	Prog. Counter				
☑ IMAU ☑ DMAU	Parameter	Value				
<b>☑</b> G PR	bit_width	32	Description Style of HDL			
M ALUO M EXTO	increment_step	4 -				
MULO	adder_algorithm	cla 🕶	∥	ORT OGate		
DIVO			for Synthesis—			
SFT0			○ Behavior	○ RT		
Function Set Port Set Comment						
function write( input(     bit_vector da ) assignment(     reg = data_in ) control(     in bit load; ) protocol(     [load = '1' && st } } }	, 4); rogram counter value ta_in;					
Area			760.13	MAX 967.31		
Delay	MINO		0.94 34.44	MAX 0.94 MAX 36.21		
- Cover				1917CA 30.21		
Update Select New Resource						


## **ASIP Meister – Storage Spec**




#### **ASIP Meister – Interface Definition**




### **ASIP Meister – Instruction Definition**



#### **ASIP Meister – ADD Instruction**




## **ASIP Meister – Exception**




14/36


#### **ASIP Meister – Estimation**




#### **ASIP Meister – C Definition**




## **ASIP Meister – Behavior Description**




## **ASIP Meister – MicroOp. Description**



## ASIP Meister - MicroOp. Macro



## **ASIP Meister – MicroOp. Exception**



#### **ASIP Meister – Main Menu**



## **ASIP Meister advantages**

- GUI, with partial consistence checking
- Early Estimation
  - Delay
  - Power
  - Area
- Configurable Pipeline properties
  - Number of stages
  - Behavior of a stage
  - Number of delay slots
- Configurable Hardware Blocks
  - Bit-size

22/36

Internal implementation (e.g. rca vs. cla)

## **ASIP Meister advantages (cont'd)**


- Automatically generated Control Unit
  - => Implement assembly-commands independent of each other
- VHDL Description at 3 different abstraction levels
  - **Behavior**
  - **RT-Level**
  - Gate-Level
- Software support
  - **Assembler**
  - **C-Compiler**




## **ASIP Meister disadvantages**

- Installation
  - Not running with new JRE ( > 1.3.x)
  - Binaries dynamically linked against old libstdc
- Only predefined Hardware Blocks
  - Documentation currently only available in Japanese
- Only very basic pipeline processors supported
  - No Data-forwarding
  - No multicycle-instruction without specific Hardware Block
- GUI consistence checking is not exhaustive
  - No assertion, that no internal reserved words are used (e.g. reg, fp, sp, mod)
  - No assertion, that all "must have's" are included (e.g. Reset-Exception, Instruction-Memory-Access-Unit)

# Integrating ASIP Meister into the design flow




## Data flow from ASIP Meister to VHDL Simulation




## **CoSy Compiler & Meister CG**

- CoSy Compiler:
  - Retargetabel Compiler Generator
  - Creates Compiler for a specific architecture
  - Rules are used to describe the target architecure
- Meister CG
  - New extension for ASIP Meister
  - Transforming CPU Behavior Description (i.e. Achitecture Description & Instruction Set Description) into CoSy rules


## **Example for CoSy Rule**



#### **VHDL-simulation**



## **Simulation-Output**




#### **CHIPit Platinum Edition**

- State-of-the-Art Prototyping-Board
- 3 Virtex-II FPGAs
- ☐ Extensible up to 9 FPGAs
- Extension boards:
  - 128 MB SDRAM / 2 MB SRAM
  - LC-Display
  - I/O for logic analyser


## **Picture of Platinum Edition**



#### **Process flow for Hardware evaluation**



#### **Future work**



## Laboratory for students

- Used programs & tools:
  - ASIP Meister (very detailed)
  - CoSy (using)
  - ModelSim (detailed)
  - Dlxsim (detailed)
  - Xilinx ISE (using)
- Learn, how to:
  - Design and create an ASIP
  - Find and implement new instructions
  - Simulate assembly-code with new instructions
  - Simulate a processor
  - Evaluate a design (processor & application)
  - Determine execution speed and power consumtion
  - Understand the side-effects of new instructions (area, power, speed)



#### References and Sources

	[ASIPMeister]	] ASIP Meister Homepage: <a href="http://www.eda-m">http://www.eda-m</a>	eister.org/asip-meister/
--	---------------	--------------------------------------------------------------------------	--------------------------

[CoSy] Homepage von ACE, den Entwicklern des CoSy Übersetzers: <a href="www.ace.nl">www.ace.nl</a>

[ProDesign] ProDesign Homepage: <a href="http://www.prodesign-europe.com">http://www.prodesign-europe.com</a>

□ [Platinum] Broschüre zu der CHIPit Platinum Edition der Firma ProDesign:

http://www.uchipit.com/ce/pdf/CHIPit\_PlatinumEdition\_Flyer.pdf