

# Design and Architectures for Embedded Systems


*Lars Bauer (Lehrstuhl Prof. Dr. J. Henkel)*

*CES - Chair for Embedded Systems*

*University of Karlsruhe, Germany*

Today: An exemplary Design-Environment  
for extensible ASIPs

# Where are we ?



# Outline

## ☐ ASIP Meister

- ☐ A development environment for ASIPs

## ☐ CoSy Compiler

- ☐ A retargetable compiler development system


## ☐ Platinum Edition

- ☐ A state-of-the-art prototyping hardware


# ASIP Meister

- ❑ GUI-based Design Environment for extensible ASIPs (Application Specific Instruction set Processors)
  
- ❑ Creates:
  - ❑ HDL-Description for Simulation
  - ❑ HDL-Description for Synthesis
  - ❑ Architecture-Description for Software-Tools (C-Compiler, Assembler)

# ASIP Meister – Main Menu



# ASIP Meister – Design Goal

 Design Goal & Arch. Design - □ X

**File Search** **Help**

☐ **Complete**

**Project name**

**Fhm workname**

**Revision No.**

<b>Design Goal</b>	<b>Goal Area</b> <input type="text" value="60000"/> <b>[gates]</b>
	<b>Goal Delay</b> <input type="text" value="13"/> <b>[ns]</b>
	<b>Goal Power S</b> <input type="text" value="10000"/> <b>[uW/MHz]</b>

**Design Priority** ☐ Area ☒ Performance ☐ Power

# ASIP Meister – Architecture Design

**CPU type** ☒ Pipeline

**Pipeline**

**Num. of Stages**  **Apply**

**Num. of Common Stages**

**Decode Stage**  [-th]

stage		attribute	
1	IF		fetch
2	ID		decode
3	EXE		exec
4	MEM		memory_read & memory_write
5	WB		register_write

**Multi cycle interlock** ☒ Yes ☐ No

**Data hazard interlock** ☒ Yes ☐ No

**Register Bypass** ☒ Yes ☐ No

**Delayed branch** ☒ Yes ☐ No

**Yes** **Num. of delayed slot**  [instruction]

**Max inst. bit width**  [bit]

**Max data bit width**  [bit]

# ASIP Meister – Ressource Decl. ALU

**Resource Declaration**

File Edit Search Help

☐ Complete

**Instance**

- ☒ PC
- ☒ IR
- ☒ IMAU
- ☒ DMAU
- ☒ GPR
- ☒ ALU0
- ☒ EXT0
- ☒ MULO
- ☒ DIV0
- ☒ SFT0
- ☒ EXT1
- ☒ ADDER

**Instance Name** ALU0 **Model Name** alu

**Model Path** /basicfhmdb/computational/

**Use as** (unspecified)

Parameter	Value
bit_width	32
algorithm	cla

**Description Style of HDL for Simulation**

☒ Behavior ☐ RT ☐ Gate

**Description Style of HDL for Synthesis**

☐ Behavior ☐ RT ☒ Gate

**Function Set** **Port Set** **Comment**

```

unsigned addu(twoscomp a, twoscomp b);
unsigned subu(twoscomp a, twoscomp b);
unsigned add(twoscomp a, twoscomp b);
unsigned sub(twoscomp a, twoscomp b);
unsigned and(twoscomp a, twoscomp b);
unsigned or(twoscomp a, twoscomp b);
unsigned xor(twoscomp a, twoscomp b);
unsigned nor(twoscomp a, twoscomp b);
unsigned cmplu(twoscomp a, twoscomp b);
unsigned cmp(twoscomp a, twoscomp b);
unsigned cmpzu(twoscomp a);
unsigned cmpz(twoscomp a);
signed inc(twoscomp a);
unsigned incu(twoscomp a);
unsigned dec(twoscomp a);
unsigned cdec(twoscomp a);
unsigned caddu(twoscomp a, twoscomp b);
signed cadd(twoscomp a, twoscomp b);
unsigned csbu(twoscomp a, twoscomp b);
signed csub(twoscomp a, twoscomp b);
bit_vector alu_flag(bit_vector mode, bit_vector a, bit_vector b, bit cin);
/** 32-th alu */
model alu32{

```

Area	MIN	2356.07	TYP	4380.56	MAX	4380.56
Delay	MIN	6.27	TYP	6.27	MAX	22.71
Power	MIN	185.18	TYP	411.95	MAX	411.95

**Update** **Select New Resource**



# ASIP Meister – Ressource Decl. PC

**Resource Declaration: READ ONLY**

File Edit Search Help

☒ Complete

**Instance**

- ☒ PC
- ☒ IR
- ☒ IMAU
- ☒ DMAU
- ☒ GPR
- ☒ ALU0
- ☒ EXT0
- ☒ MULO
- ☒ DIV0
- ☒ SFT0
- ☒ EXT1

**Instance Name** PC **Model Name** pcu

**Model Path** /workdb/peas/

**Use as** Prog. Counter

Parameter	Value
bit_width	32
increment_step	4
adder_algorithm	cla

**Description Style of HDL**

**for Simulation**

☒ Behavior ☐ RT ☐ Gate

**for Synthesis**

☐ Behavior ☐ RT ☒ Gate

**Function Set** **Port Set** **Comment**

```

}
/** increment */
function inc{
  assignment{
    reg = add(reg, 4);
  }
}
/** write : set program counter value */
function write{
  input{
    bit_vector data_in;
  }
  assignment{
    reg = data_in;
  }
  control{
    in bit load;
  }
  protocol{
    [load = '1' && hold data_in]{
      store reg;
    }
  }
}
}
/** read : read program counter value */
function read{

```

Area	MIN	760.13	TYP	760.13	MAX	967.31
Delay	MIN	0.72	TYP	0.94	MAX	0.94
Power	MIN	28.82	TYP	34.44	MAX	36.21

**Update** **Select New Resource**

# ASIP Meister – Storage Spec

Storage Spec

File Help

☐ Complete

Register File Register Memory

Add Remove

Storage Name	Resource	Bit Width	Usage	Location
PC	PC	32	program counter	original
IR	IR	32	instruction register	original

Register File expansion

Storage Name	Register Class	Resource	Bit Width	Register Number	Usage	Location	Binary
GPR14	GPR	GPR	32	14	register	original	01110
GPR15	GPR	GPR	32	15	register	original	01111
GPR16	GPR	GPR	32	16	register	original	10000
GPR17	GPR	GPR	32	17	zero-register	original	10001
GPR18	GPR	GPR	32	18	return register	original	10010
GPR19	GPR	GPR	32	19	stack pointer	original	10011
GPR20	GPR	GPR	32	20	frame pointer	original	10100
GPR21	GPR	GPR	32	21	link register	original	10101
GPR22	GPR	GPR	32	22	program counter	original	10110
GPR23	GPR	GPR	32	23	instruction register	original	10111
GPR24	GPR	GPR	32	24	instruction memory	original	11000
GPR25	GPR	GPR	32	25	data memory	original	11001
GPR26	GPR	GPR	32	26	carry-flag	original	11010
GPR27	GPR	GPR	32	27	overflow-flag	original	11011
GPR28	GPR	GPR	32	28	zero-flag	original	11100
GPR29	GPR	GPR	32	29	negative-flag	original	11101
GPR30	GPR	GPR	32	30	loop counter	original	11110
GPR31	GPR	GPR	32	31	frame pointer	original	11111

OK

# ASIP Meister – Interface Definition

**Interface Definition**

**File Edit Search Help**

☐ **Complete**

Entity Name  **New Port**

Valid	Attribute	Port Name	Direction	Signal Type
<input checked="" type="checkbox"/>	clock	CLK	in	std_logic
<input checked="" type="checkbox"/>	reset	Reset	in	std_logic
<input checked="" type="checkbox"/>	instruction_memory_address_bus	instA8	out	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	instruction_memory_data_bus	instD8	in	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	data_memory_address_bus	DataA8	out	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	data_memory_data_bus	DataD8	inout	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	data_memory_request_bus	DataReq	out	std_logic
<input checked="" type="checkbox"/>	data_memory_acknowledge_bus	DataAck	in	std_logic
<input checked="" type="checkbox"/>	data_memory_write_mode_bus	dataWin	out	logic_vector(3 downto 0)
<input type="checkbox"/>			in	

# ASIP Meister – Instruction Definition

**Instruction Definition**

File Edit Search Sort Help

☐ Complete

Instruction type/Instruction Exception

Instruction Type Definition

Name	#	MSB	LSB	Field Type	Field Attr	Name/Value	Addr mode	Operand Name	element
R_R	1	31	26	OP-code	name	opcode			
		25	21	Operand	name	rs0	Reg Direct	rs0	Resource
		20	16	Operand	name	rs1	Reg Direct	rs1	Resource
		15	11	Operand	name	rd	Reg Direct	rd	Resource
R_I	1	31	26	OP-code	name	opcode			
		25	21	Operand	name	rs0	Reg Direct	rs0	Resource
		20	16	Operand	name	rd	Reg Direct	rd	Resource
		15	0	Operand	name	const	Immediate data	const	Immediate
L_S	1	31	26	OP-code	name	opcode			
		25	21	Operand	name	rs0	Reg Indirect with Disp	addr	Resource
		20	16	Operand	name	rd	Reg Direct	rd	Resource
		15	0	Operand	name	const	Reg Indirect with Disp	addr	Displacement
		31	26	OP-code	name	opcode			

Instruction Field Definition

Valid	Name	Type	#	Field	Format
<input checked="" type="checkbox"/>	add	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 1 0 0 0 0 0 0	add rd rs0 rs1
<input checked="" type="checkbox"/>	addu	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 1 0 0 0 0 0 1	addu rd rs0 rs1
<input checked="" type="checkbox"/>	addi	R_I	1	0 0 1 0 0 0 0 r s 0 r d c o n s t	addi rd rs0 const
<input checked="" type="checkbox"/>	addui	R_I	1	0 0 1 0 0 1 r s 0 r d c o n s t	addui rd rs0 const
<input checked="" type="checkbox"/>	sub	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 1 0 0 0 1 0	sub rd rs0 rs1
<input checked="" type="checkbox"/>	subu	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 1 0 0 0 1 1	subu rd rs0 rs1
<input checked="" type="checkbox"/>	subi	R_I	1	0 0 1 0 1 0 r s 0 r d c o n s t	subi rd rs0 const
<input checked="" type="checkbox"/>	subui	R_I	1	0 0 1 0 1 1 r s 0 r d c o n s t	subui rd rs0 const
<input checked="" type="checkbox"/>	mult	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 0 1 1 0 0 0	mult rd rs0 rs1
<input checked="" type="checkbox"/>	multu	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 0 1 1 0 0 1	multu rd rs0 rs1
<input checked="" type="checkbox"/>	div	R_R	1	0 0 0 0 0 0 0 r s 0 r s 1 r d 0 0 0 0 0 0 1 1 0 1 0	div rd rs0 rs1

New Instruction

# ASIP Meister – ADD Instruction

**Instruction Definition: READ ONLY**

Instruction mnemonic:  Format:

Instruction Type	MSB	LSB	Field Type	Field Attr	Value	Addr mode	Operand Name	element	reg class
R_R #1	31	26	OP-code	binary	<input type="text" value="000000"/>				
R_I #1	25	21	Operand	name	<input type="text" value="rs0"/>	Reg Direct	rs0	Resource	GPR
L_S #1	20	16	Operand	name	<input type="text" value="rs1"/>	Reg Direct	rs1	Resource	GPR
B #1	15	11	Operand	name	<input type="text" value="rd"/>	Reg Direct	rd	Resource	GPR
J #1	10	0	OP-code	binary	<input type="text" value="00000100000"/>				
JR #1									
LHI #1									

OK Cancel

# ASIP Meister – Exception

**Instruction Definition** [X] [ ] [X]

**File Edit Search Sort Help**


☐ Complete

**Instruction type/Instruction Exception**


**Interrupt/Exception Definition** New Interrupt

Valid	Interrupt Name	Properties		
<input checked="" type="checkbox"/>	reset	Type	Reset ▼	
		Type	Unselected ▼	
		<b>Condition</b>		
		Valid	Port Name	Active Value
		<input checked="" type="checkbox"/>	Reset ▼	1
		<input type="checkbox"/>	Unselected ▼	
		<b>Mask</b>	Maskable	<input type="radio"/> Yes <input checked="" type="radio"/> No
		Register Name	Unselected ▼	
		Position		
		Register Value		

# ASIP Meister – Estimation



# ASIP Meister – C Definition

 C Definition

**File****Help**

☐ Complete

**DataType**

**Ckf Prototype**

Data Type	Alignment	Size
char	8	8
short	16	16
int	32	32
long	32	32
float	32	32
double	64	64
pointer	32	32
struct	8	none
stack	32	none
data	8	none




# ASIP Meister – Behavior Description

The screenshot shows the 'Behavior Description:READ ONLY' window of the ASIP Meister tool. The 'Complete' checkbox is checked. The 'Instruction' list on the left has 'ADD #1' selected. The 'Format' field shows 'ADD rs0 rs1 rd'. The 'Operand' table below it lists the registers and their properties.

Name	Usage	Addr Mode/Storage	Data Type
rs0	register	GPR	SInt31to0
rs1	register	GPR	SInt31to0
rd	register	GPR	SInt31to0

The 'Behavior Description' field contains the text: `rd = rs0 + rs1;`

# ASIP Meister – MicroOp. Description



**Micro Op. Description with Macro Expansion**

File Search

Common Instruction Exception Macro

Name	Stage	Behavior Description
add #1	VARIABLE	wire [31:0] current_pc;
addu #1		wire [31:0] source0;
addi #1		wire [31:0] source1;
addui #1		wire [31:0] result;
sub #1	IF	wire [31:0] inst;
subu #1		current_pc = PC.read();
subi #1		inst = IMAU.read(current_pc);
subui #1		null = IR.write(inst);
mult #1	ID	null = PC.inc();
multu #1		source0 = GPR.read0(rs0);
div #1		source1 = GPR.read1(rs1);
divu #1		
and #1	EXE	wire [3:0] flag;
andi #1		<result, flag> = ALU0.add(source0, source1);
or #1		
ori #1		
xor #1	MEM	
xori #1		
sll #1		
srl #1		
sra #1	WB	
slli #1		null = GPR.write0(rd, result);
srli #1		
srai #1		
slt #1		
sgt #1		
slte #1		

OK

# ASIP Meister – MicroOp. Macro

**Micro Op. Description** File Edit Search Help

☐ Complete **Macro Expansion**

**Common** Instruction Exception Macro


Name	Stage	Behavior Description
add #1	VARIABLE	
addu #1		
addi #1		
addui #1		
sub #1		
subu #1	IF	FETCH()
subi #1		
subui #1		
mult #1	ID	GPR2READ(rs 0, rs 1)
multu #1		
div #1		
divu #1	EXE	ALUEXEC(add, source0, source1)
and #1		
andi #1		
or #1	MEM	
ori #1		
xor #1		
xori #1	WB	
sll #1		
srl #1		
sra #1		
slli #1		
srli #1		WRITEBACK(rd, result)
srai #1		

# ASIP Meister – MicroOp. Exception

The screenshot shows a software window titled "Micro Op. Description" with a menu bar (File, Edit, Search, Help) and a toolbar. A checkbox labeled "Complete" is on the left, and a button labeled "Macro Expansion" is on the right. Below these are four tabs: "Common", "Instruction", "Exception" (selected), and "Macro". The main area is a table with three columns: "Name", "Stage", and "Behavior Description".

Name	Stage	Behavior Description
reset	VARIABLE	
	STAGE 1	<pre>null = PC.reset(); null = IR.reset(); null = DMAU.reset(); null = GPR.reset(); null = MULO.reset(); null = DIVO.reset();</pre>

# ASIP Meister – Main Menu



# ASIP Meister advantages

- ❑ GUI, with partial consistence checking
- ❑ Early Estimation
  - ❑ Delay
  - ❑ Power
  - ❑ Area
- ❑ Configurable Pipeline properties
  - ❑ Number of stages
  - ❑ Behavior of a stage
  - ❑ Number of delay slots
- ❑ Configurable Hardware Blocks
  - ❑ Bit-size
  - ❑ Internal implementation (e.g. rca vs. cla)

# ASIP Meister advantages (cont'd)

- ❑ Automatically generated Control Unit
  - ❑ => Implement assembly-commands independent of each other
- ❑ VHDL Description at 3 different abstraction levels
  - ❑ Behavior
  - ❑ RT-Level
  - ❑ Gate-Level
- ❑ Software support
  - ❑ Assembler
  - ❑ C-Compiler

# ASIP Meister disadvantages

## ☐ Installation

- ☐ Not running with new JRE ( > 1.3.x)
- ☐ Binaries dynamically linked against old libstdc

## ☐ Only predefined Hardware Blocks

- ☐ Documentation currently only available in Japanese

## ☐ Only very basic pipeline processors supported


- ☐ No Data-forwarding
- ☐ No multicycle-instruction without specific Hardware Block

## ☐ GUI consistence checking is not exhaustive


- ☐ No assertion, that no internal reserved words are used (e.g. reg, fp, sp, mod)
- ☐ No assertion, that all “must have’s” are included (e.g. Reset-Exception, Instruction-Memory-Access-Unit)



# Integrating ASIP Meister into the design flow



# Data flow from ASIP Meister to VHDL Simulation



# CoSy Compiler & Meister CG

## ❑ CoSy Compiler:


- ❑ Retargetabel Compiler Generator
- ❑ Creates Compiler for a specific architecture
- ❑ Rules are used to describe the target architecure

## ❑ Meister CG


- ❑ New extension for ASIP Meister
- ❑ Transforming CPU Behavior Description (i.e. Achitecture Description & Instruction Set Description) into CoSy rules

# Example for CoSy Rule


```
RULE [add_0] add:mirPlus (rs0:register, imm:immediate) -> rd:register;  
CONDITION { IS_UNSIGNED(add.type) &&  
             (imm.value >=0) && (imm.value<256) }  
  
COST 1;  
  
EMIT {  
    fprintf(outfile, "addui %s, %s, $%i \n",  
            REGNAME(rd), REGNAME(rs1),  
            imm.value);  
}
```



# VHDL-simulation



# Simulation-Output



# CHIPit Platinum Edition


- ❑ State-of-the-Art Prototyping-Board
- ❑ 3 Virtex-II FPGAs
- ❑ Extensible up to 9 FPGAs
- ❑ Extension boards:
  - ❑ 128 MB SDRAM / 2 MB SRAM
  - ❑ LC-Display
  - ❑ I/O for logic analyser

# Picture of Platinum Edition






# Process flow for Hardware evaluation



# Future work



# Laboratory for students

## ☐ Used programs & tools:

- ☐ ASIP Meister (very detailed)
- ☐ CoSy (using)
- ☐ ModelSim (detailed)
- ☐ Dlxsim (detailed)
- ☐ Xilinx ISE (using)

## ☐ Learn, how to:

- ☐ Design and create an ASIP
- ☐ Find and implement new instructions
- ☐ Simulate assembly-code with new instructions
- ☐ Simulate a processor
- ☐ Evaluate a design (processor & application)
- ☐ Determine execution speed and power consumption
- ☐ Understand the side-effects of new instructions (area, power, speed)

# References and Sources

- ❑ [ASIPMeister] ASIP Meister Homepage: <http://www.eda-meister.org/asip-meister/>
- ❑ [CoSy] Homepage von ACE, den Entwicklern des CoSy Übersetzers: [www.ace.nl](http://www.ace.nl)
- ❑ [ProDesign] ProDesign Homepage: <http://www.prodesign-europe.com>
- ❑ [Platinum] Broschüre zu der CHIPit Platinum Edition der Firma ProDesign:  
[http://www.uchipit.com/ce/pdf/CHIPit\\_PlatinumEdition\\_Flyer.pdf](http://www.uchipit.com/ce/pdf/CHIPit_PlatinumEdition_Flyer.pdf)

