

ASIP Meister Tutorial

Revision 1.1.2
PEAS Project

December 13, 2004

Table of Contents

1. TUTORIAL CONVENTION	4
2. BEFORE USING ASIP MEISTER.....	5
2.1. INSTALLATION AND SETUP	5
2.1.1. Set the service port number	5
2.1.2. Make setup file for ASIP Meister	5
2.1.3. Design Sample for Tutorial.....	5
3. COMMON OPERATIONS OF ASIP MEISTER.....	6
3.1. START ASIP MEISTER	6
3.1.1. Set the path.....	6
3.1.2. Start ASIP Meister.....	6
3.2. EXIT ASIP MEISTER AND SAVE THE DESIGN DATA	6
3.2.1. To save a new design data or save the design data under the different name.....	6
3.2.2. To update the design data without changing the file name	7
3.3. CLOSE SUB WINDOWS AND RETURN TO THE MAIN WINDOW	7
3.4. WORKING DIRECTORY AND DESIGN DATA FILE.....	7
3.4.1. Directory “meister”.....	7
3.4.2. Design data	8
4. PROCESSOR DESIGN FLOW ON ASIP MEISTER	9
5. CONFIRM THE OPERATION WITH PRE-INSTALLED TUTORIAL DATA	11
6. DESIGN THE NEW DLX INTEGER PROCESSOR.....	12
6.1. [DESIGN GOAL & ARCH. DESIGN] WINDOW: SETTING THE DESIGN GOAL VALUE AND ARCHITECTURE PARAMETERS.....	13
6.2. [RESOURCE DECLARATION] WINDOW: DECLARING RESOURCE MODES	18
6.3. [STORAGE SPECIFICATION] WINDOW: STORAGE SPECIFICATION DEFINITION.....	27
6.3.1. Register file specification.....	27
6.3.2. Register specification	29
6.3.3. Memory specification	30
6.4. [INTERFACE DEFINITION] WINDOW: DEFINING I/O INTERFACES.....	32
6.5. [INSTRUCTION DEFINITION] WINDOW: DEFINING INSTRUCTION TYPE AND INSTRUCTION SET	36
6.5.1. Define the instruction type.....	37
6.5.2. Defining the instruction.....	42
6.5.3. Setting the interrupt/exception	43
6.6. [ARCH. LEVEL ESTIMATION] WINDOW: ESTIMATING THE DESIGN QUALITIES.....	45
6.7. [C DEFINITION] WINDOW: DEFINING C LANGUAGE SPECIFICATION.....	47
6.8. [BEHAVIOR DESCRIPTION] WINDOW: DESCRIBING BEHAVIOR OF INSTRUCTIONS	48
6.9. [MICRO OP. DESCRIPTION] WINDOW: DESCRIBING MICRO OPERATION.....	50
6.9.1. Macro definition: [Macro]	50
6.9.2. Operation description of instruction: [Instruction]	52
6.9.3. Interrupt/exception description: [Exception]	52
6.10. [HDL GENERATION] WINDOW: GENERATING HDL	54
6.11. [SWDEV GENERATION] WINDOW: GENERATING DESCRIPTIONS FOR SOFTWARE DEVELOPMENT TOOLS	57
7. TUTORIAL APPENDIX	59
7.1. 1. HOW TO VIEW THE ASIP MEISTER VERSION INFORMATION	59

List of Figures

FIGURE 1: [FILE] MENU	6
FIGURE 2: DATA SAVE DIALOG.....	7
FIGURE 3: [COMPLETE] CHECK BOX IN SUB WINDOWS	7
FIGURE 4: DESIGN FLOW ON ASIP MEISTER	9
FIGURE 5: MAIN WINDOW OF ASIP MEISTER	12
FIGURE 6: [DESIGN GOAL & ARCH. DESIGN] IN MAIN MENU	13
FIGURE 7: MANAGEMENT INFORMATION FOR DESIGN DATA	13
FIGURE 8 DESIGN GOAL	14
FIGURE 9: ARCHITECTURE PARAMETER OF CPU TYPE	15
FIGURE 10: ARCHITECTURE PARAMETER ABOUT STAGES	15
FIGURE 11: [STAGE ATTRIBUTE SELECTION] WINDOW	16
FIGURE 12: ARCHITECTURE PARAMETER ABOUT DELAYED BRANCH AND BIT WIDTH	16
FIGURE 13: [DESIGN GOAL & ARCH. DESIGN] WINDOW WITH DLX INTEGER PROCESSOR SETTING	17
FIGURE 14: [RESOURCE DECLARATION] IN MAIN MENU	18
FIGURE 15: [RESOURCE DECLARATION] WINDOW	19
FIGURE 16: [FHM BROWSER] WINDOW	20
FIGURE 17: [FHM BROWSER] WITH RESOURCE TREE.....	21
FIGURE 18: [FHM BROWSER] WITH “PCU” MODEL INFORMATION.....	22
FIGURE 19: [BIT_WIDTH], [INCREMENTAL_STEP] AND [ADDER_ALGORITHM] OF “PCU”	22
FIGURE 20: SELECTION FOR USAGE OF RESOURCE	23
FIGURE 21: [ESTIMATE] BUTTON.....	23
FIGURE 22: RESOURCE QUALITY ESTIMATION	23
FIGURE 23: [INSTANTIATE] BUTTON	23
FIGURE 24: INSTANCE NAME INPUT	24
FIGURE 25: FUNCTION SET COLUMN	24
FIGURE 26: [PORT SET] COLUMN	25
FIGURE 27: SELECTION OF HDL DESCRIPTION STYLE	25
FIGURE 28: RESOURCE DECLARATION WINDOW WITH DLX INTEGER PROCESSOR SETTING.....	26
FIGURE 29: [STORAGE SPEC] IN MAIN MENU	27
FIGURE 30: REGISTER FILE SPECIFICATION DEFINITION IN [STORAGE SPEC] WINDOW	28
FIGURE 31: DETAIL INFORMATION OF REGISTER FILE SPECIFICATION	29
FIGURE 32: DETAIL INFORMATION OF REGISTER SPECIFICATION	30
FIGURE 33: DETAIL INFORMATION OF MEMORY SPECIFICATION	31
FIGURE 34: [INTERFACE DEFINITION] IN MAIN MENU.....	32
FIGURE 35: [INTERFACE DEFINITION] WINDOW.....	33
FIGURE 36: [INTERFACE DEFINITION] WINDOW WITH DLX INTEGER PROCESSOR SETTING	34
FIGURE 37: PORT SELECTION	34
FIGURE 38: [INSTRUCTION DEFINITION] IN MAIN MENU	36
FIGURE 39: [INSTRUCTION DEFINITION] WINDOW.....	37
FIGURE 40: [NEW INSTRUCTION TYPE CONFIRM] WINDOW.....	37
FIGURE 41: [INSTRUCTION TYPE DEFINITION] WINDOW.....	38
FIGURE 42: [FIELD TYPE] PULL DOWN MENU	38
FIGURE 43: [FIELD ATTR] PULL DOWN MENU	39
FIGURE 44: [ADDR MODE] PULL DOWN MENU	40
FIGURE 45: [ELEMENT] PULL DOWN MENU	40
FIGURE 46: [REG CLASS] PULL DOWN MENU.....	41
FIGURE 47: “R_R” TYPE SETTING	41
FIGURE 48: [INSTRUCTION DEFINITION] WITH DLX INTEGER PROCESSOR SETTING	42
FIGURE 49: REGISTRATION OF INSTRUCTION NAME.....	42
FIGURE 50: [INSTRUCTION DEFINITION] WINDOW.....	42
FIGURE 51: “ADD” INSTRUCTION DEFINITION	43
FIGURE 52: [INSTRUCTION DEFINITION] WITH DLX INTEGER PROCESSOR SETTING	43
FIGURE 53: INTERRUPT/EXCEPTION DECLARATION WINDOW	44
FIGURE 54: [ARCH. LEVEL ESTIMATION] IN MAIN MENU.....	45
FIGURE 55: [ESTIMATION CONFIRM] WINDOW	45

FIGURE 56: ESTIMATION RESULTS	46
FIGURE 57: [C DEFINITION] IN MAIN MENU.....	47
FIGURE 58: [C DEFINITION] WINDOW	47
FIGURE 59: [BEHAVIOR DESCRIPTION] IN MAIN MENU	48
FIGURE 60: [BEHAVIOR DESCRIPTION] WINDOW	49
FIGURE 61: [MICRO OP. DESCRIPTION] IN MAIN MENU	50
FIGURE 62: [MICRO OP. DESCRIPTION] WINDOW	50
FIGURE 63: [NEW MACRO CONFIRM] WINDOW	51
FIGURE 64: “FETCH” MACRO DESCRIPTION	51
FIGURE 65: “ADD” INSTRUCTION DESCRIPTION	52
FIGURE 66: “RESET” INTERRUPT DESCRIPTION	53
FIGURE 67: [HDL GENERATION] IN MAIN MENU	54
FIGURE 68: [GENERATION CONFIRM] WINDOW	54
FIGURE 69: SIMULATION MODEL AND SYNTHESIZABLE MODEL GENERATION	54
FIGURE 70: HDL DESCRIPTION GENERATION REPORT.....	55
FIGURE 71: EXAMPLE LIST OF VHDL DESCRIPTIONS IN DLX_INTEGER.SIM/ DIRECTORY	55
FIGURE 72: EXAMPLE LIST OF VHDL DESCRIPTIONS IN DLX_INTEGER.SYN/ DIRECTORY	56
FIGURE 73: EXAMPLE LIST OF SCRIPT FILES FOR SYNTHESIS IN DLX_INTEGER.SYN/ DIRECTORY	56
FIGURE 74: [SWDEV GENERATION] IN MAIN MENU	57
FIGURE 75: [GENERATION CONFIRM] WINDOW	57
FIGURE 76: SOFTWARE TOOLS DESCRIPTION GENERATION	57
FIGURE 77: GENERATION REPORT OF DESCRIPTIONS FOR SOFTWARE DEVELOPMENT TOOLS	58
FIGURE 78: EXAMPLE LIST OF DESCRIPTIONS FOR COMPILER GENERATOR AND ASSEMBLER IN DLX_INTEGER.SW/ DIRECTORY	58
FIGURE 79: [VERSION] IN MAIN MENU	59
FIGURE 80: [VERSION INFORMATION] WINDOW	59

List of Tables

TABLE 1: ATTRIBUTE KEYWORDS AND FUNCTIONS	35
TABLE 2: FIELD ATTRIBUTE FOR EACH FIELD TYPE	39
TABLE 3: DESCRIPTIONS OF INTERRUPT/EXCEPTION	44

1. Tutorial convention

This tutorial is written according to the following rules.

- User interfaces such as menus, buttons, text boxes and check boxes are enclosed with brackets, like [Save Design As ...].
- “%” symbol means command prompt.
- The name of files and directories are enclosed with double quotation marks, like “/usr/local/ASIPmeister”.

2. Before using ASIP Meister

2.1. Installation and setup

This section briefly explains how to install and set up ASIP Meister. For details, please refer to ASIP Meister 1.1 install guide.

2.1.1. Set the service port number

Add the following lines to "/etc/services".

```
# port for fhm (ASIP Meister)
fhm 55555/tcp
```

2.1.2. Make setup file for ASIP Meister

Make a file that sets the path for executable file for ASIP Meister and JAVA™2. If you have followed ASIP Meister 1.1 install guide, make a setup file with like the following lines;

```
PATH=/usr/java/jre1.3.1_04/bin:$PATH
PATH=/usr/local/ASIPmeister/bin:$PATH
export PATH
```

You can use the sample setup file, “/usr/local/ASIPmeister/share/ASIPmeister.setup.sample”, to make your setup file.

2.1.3. Design Sample for Tutorial

When ASIP Meister is installed, the design sample specification used in this tutorial is installed in “/usr/local/ASIPmeister/share/tutorial/dlx_integer/” directory.

- dlx_integer.pdf (English)
- dlx_integer_jpn.pdf (Japanese)

3. Common operations of ASIP Meister

3.1. Start ASIP Meister

3.1.1. Set the path

Please open a terminal and set the path for JAVA™2 and ASIP Meister. This tutorial assumes that users use the sample ASIP Meister setup file. Run the following command in the directory where “ASIPmeister.setup” file is located.

```
% source ASIPmeister.setup
```

3.1.2. Start ASIP Meister

Please enter the following command.

- To start the new design

```
% ASIPmeister
```

- To update the design

```
% ASIPmeister ... (1) Select the data name from the [File]>[Open Design] menu.
```

```
% ASIPmeister xxx.pdb ... (2) Specify the design data file name.
```

".pdb" is the extension of the design data file of ASIP Meister.

3.2. Exit ASIP Meister and save the design data

3.2.1. To save a new design data or save the design data under the different name

In [ASIP Meister Main Menu] window, click [File] > [Save Design As ...] to open [Save] window (Figure 1).




Figure 1: [File] menu

In the [Save] window, click [Look in] pull down menu to select the directory to save the design data (Figure 2).

Enter the design data name in [File name] field. Click [Save] button to save the data and close the window. The extension “.pdb” follows this name.




Figure 2: Data save dialog

3.2.2. To update the design data without changing the file name

In [ASIP Meister Main Menu] window, click [File]>[Save Design] menu.

3.3. Close sub windows and return to the main window

After you have finished the design at the sub window, click [Complete] check box and click [File] > [Close] menu to return to the main window (Figure 3). The check box cannot be checked if the information required for the completion of the sub window is missing. Once you check the [Complete] checkbox, the design at the sub window is regarded as having been completed. Then you can proceed the next sub window. If you close the sub window without checking the [Complete] check box, you cannot proceed the next sub window.



Figure 3: [Complete] check box in sub windows

3.4. Working directory and design data file

3.4.1. Directory “meister”

ASIP Meister creates a working directory named “meister” in the current directory. Working files of ASIP Meister and generated HDL description files are stored in “meister” directory.

3.4.2. Design data

The extension of the design data file of ASIP Meister is “.pdb”. To save the data with ASIP Meister, please specify the design data name. The extension “.pdb” follows this name and the design data will be saved.

4. Processor design flow on ASIP Meister

Open the each sub window for ASIP Meister in the order in Figure 4 and enter information as required.




Figure 4: Design flow on ASIP Meister

1) Design Goal & Arch. Design

Entering design target values and architecture parameters

2) Resource Declaration

Declaring resources

3) Storage Spec

Specifying storages

4) Interface Definition

Defining I/O interfaces of the target processor

5) Instruction Definition

Defining instruction types and instructions

6) Arch. Level Estimation

Estimating design qualities of the target processor

7) C Definition

Defining C language interfaces

8) Behavior Description

Describing behavior of instructions

9) Micro Op. Description

Describing micro operations

10) HDL Generation

Generating HDL

11) SWdev Generation

Generating descriptions for software development tools

5. Confirm the operation with pre-installed tutorial data

The tutorial data is installed in “/usr/local/ASIPmeister/share/tutorial/dlx_integer/” directory.

- Copy tutorial directory
% cp -r /usr/local/ASIPmeister/share/tutorial/dlx_integer
- Move to the directory
% cd dlx_integer
- Setup the working environment
% source ASIPmeister.setup
- Start ASIP Meister with design data
% ASIPmeister dlx_integer.pdb

6. Design the new DLX integer processor

This section explains how to design a new processor. The sample design is DLX integer processor. Before starting this section, please open "dlx_integer.pdf" for your reference.

First, start ASIP Meister with following procedures;

- Create a working directory (here we will name the directory as "tutorial")
 - % mkdir tutorial
- Move to the directory.
 - % cd tutorial
- Set up the working environment
 - % source ASIPmeister.setup
- Start ASIPmeister.
 - % ASIPmeister

If you have proceeded correctly, the main window [ASIP Meister Main Menu] will open (Figure 5).




Figure 5: Main window of ASIP Meister

Now, let's begin the tutorial lesson.

6.1. [Design Goal & Arch. Design] window: setting the design goal value and architecture parameters

This section explains how to use [Design Goal & Arch. Design] window to set the processor type and architecture parameters.

Click [Design Goal & Arch. Design] in [ASIP Meister Main Menu] window to open the sub window.




Figure 6: [Design Goal & Arch. Design] in main menu

According to “Processor DLX Integer Specification”, enter parameters to [Design Goal & Arch. Design] window. The default values for some parameters are set to the recommended values in ASIP Meister. Here only change parameters whose values are not set to default.

First, input the following information for managing design data;

- **Project name**

Enter the design project name. Any letters can be used.

- **Fhm workname**

Current version does not support this parameter.

FHM (Flexible Hardware Model) is a resource data base.

- **Revision No**

You can manage the version of the design data by entering information to this field. Any letters may be used.

Figure 7 shows DLX integer processor setting of management information.

Project name	ASIP Meister Project
Fhm workname	peas
Revision No.	ver 1.0 : ASIP Meister Project

Figure 7: Management information for design data

And then, input the following design goals and the priority of design quality;

- **Goal Area**

Area [gates]

- **Goal Delay**

Maximum delay of internal circuits [ns]

- **Goal Power S**

Static power consumption [uW/MHz]

- **Design Priprity**

Select the design goal that has the highest priority from [Area], [Performance] and [Power]. According to this value, the typical value in the architecture-level estimation step changes.

Figure 8 shows DLX integer processor setting of design goals and the priority.

Design Goal	Goal Area <input type="text" value="52000"/> [gates]
	Goal Delay <input type="text" value="13"/> [ns]
	Goal Power S <input type="text" value="7000"/> [uW/MHz]
Design Priority <input checked="" type="radio"/> Area <input type="radio"/> Performance <input type="radio"/> Power	

Figure 8 Design goal

Next, input the following architecture parameters;

- **CPU Type**

Current version only supports the pipeline processor.

- **Pipeline**

Specify the parameters for the pipeline processor.

- **Number of stages**

Enter the number of pipeline stages.

- **Stage**

Enter the name, attribute and number of cycles for each pipeline stage.

- **Stage name**

Enter the name of stages.

- **attribute**

Select from [fetch], [decode], [register read], [exec], [memory read], [memory write] and [register write]. Multiple attributes could be selected.

- **Delayed branch**

Enable/disable the delayed branch function.

- **Num. Of delayed slot**

Enter the number of delay slots when [Delayed branch] is enabled.

- **Max inst. bit width**

Enter the maximum bit width of instruction.

- **Max data. bit width**

Enter the maximum bit width of data.

Figure 9 shows DLX integer processor setting of the CPU type.



Figure 9: Architecture parameter of CPU type

Enter “5” to [Num. of Stages] field and click [Apply] button (Figure 10). The [stage] fields will be enabled according to the number entered in [Num. of Stages] field. In this case, five rows will be enabled in [stage] fields.

Pipeline					
Num. of Stages		5	Apply		
Num. of Common Stages		0			
Decode Stages		2	[-th]		
stage	1	IF	attribute		1 [cycle]
	2	ID	attribute	decode	1 [cycle]
	3	EXE	attribute	exec	1 [cycle]
	4	MEM	attribute	memory_read & memory_write	1 [cycle]
	5	WB	attribute	register_write	1 [cycle]

Figure 10: Architecture parameter about stages

And then, follow these procedures;

- Enter each stage name. This tutorial uses default names.
- When [attribute] button is clicked, the following window opens to select the stage attribute. Click necessary checkboxes and click [OK] button (Figure 11).




Figure 11: [Stage Attribute Selection] window

- Set the number of cycle of pipeline stages to “1” (Figure 12).
- Click [Yes] in [Delayed branch] field to enable [Num. of delayed slot] field. Enter “1” in [Num. of delayed slot] field.
- Enter “32” to the [Max inst. bit width] and [Max data bit width] fields.

Delayed branch		<input checked="" type="radio"/> Yes	<input type="radio"/> No
Yes	Num. of delayed slot	1	[instruction]
Max inst. bit width		32	[bit]
Max data bit width		32	[bit]

Figure 12: Architecture parameter about delayed branch and bit width

Now we have set all the necessary parameters for [Design Goal & Arch. Design] window as shown in Figure 13. If you have not set correctly, please refer to “Processor DLX Integer Specification” and check how to set the parameters.

Design Goal & Arch. Design

File Search Help

☐ **Complete**

Project name ASIP Meister Project

Fhm workname peas

Revision No. ver 1.0 : ASIP Meister Project

Design Goal

Goal Area 52000 [gates]

Goal Delay 13 [ns]

Goal Power S 7000 [uW/MHz]

Design Priority ☒ Area ☐ Performance ☐ Power

CPU type ☒ Pipeline

Pipeline

Num. of Stages 5 Apply

Num. of Common Stages 0

Decode Stage 2 [-th]

stage		attribute	
1	IF		fetch
2	ID		decode
3	EXE		exec
4	MEM		memory_read & memory_write
5	WB		register_write

Multi cycle interlock ☒ Yes ☐ No

Data hazard interlock ☐ Yes ☒ No

Register Bypass ☐ Yes ☒ No

Delayed branch ☒ Yes ☐ No

Yes Num. of delayed slot 1 [instruction]

Max inst. bit width 32 [bit]

Max data bit width 32 [bit]

Figure 13: [Design Goal & Arch. Design] window with DLX integer processor setting

Click [Complete] button on the left top of the window and click [File] > [Close] to return to the main window.

6.2. [Resource Declaration] window: declaring resource modes

ASIP Meister original database, FHM-DB (Flexible Hardware Model Database), is used to provide hardware models. Functions of each hardware resource are described as a function set, and it will be used in the later [Micro Op. description] window.

In [Resource Declaration] step, you can select resources to implement from FHM-DB, set parameters for the resources.

Click [Resource Declaration] in the main window (Figure 14) and [Resource Declaration] window will open (Figure 15).




Figure 14: [Resource Declaration] in main menu




Figure 15: [Resource Declaration] window

To select a resource from FHM-DB to implement, click [Select New Resource] button to open [FHM Browser] window (Figure 16).




Figure 16: [FHM Browser] window

[Model] list in the left side of the window displays the list of FHMs (Figure 17).




Figure 17: [FHM Browser] with resource tree

When you select a resource, the window will display the parameters of the resource. The required parameters depend on the resource.

For the details of the each resource in FHM-DB, please refer to each [Function Set].

In this tutorial, we use “pcu” model for the program counter. When you click [pcu] in [Model] list, [pcu] setting window opens as Figure 18.




Figure 18: [FHM Browser] with “pcu” model information

You have to set the following parameters for the program counter (pcu).

- Bit width [bit_width]
- The number of increment steps [Increment_step]
- Algorithm of the increment [adder_algorithm]
- Role of resource [Use as]

To set the parameter, click the pull down menu (triangle mark) and select the value from the menus. Figure 19 shows the value of each parameters of “pcu”.

Parameter	Value
bit_width	32
increment_step	4
adder_algorithm	cla

Figure 19: [bit_width], [incremental_step] and [adder_algorithm] of “pcu”

Select a role from [Use as] pull down menu (Figure 20) when the resource has a specific role in the processor. If the values in the pull down menu do not match the role of the resource, always select [(unspecified)].




Figure 20: selection for usage of resource

After you have set the parameters for the resource, you can confirm the estimated values for the resource. Click [Estimate] button (Figure 21) and check the estimated values of [Area], [Delay] and [Power] (Figure 22).

Area	MIN		TYP		MAX	
Delay	MIN		TYP		MAX	
Power	MIN		TYP		MAX	
Close		Instantiate		Estimate		

Figure 21: [Estimate] button

Area	MIN	760.13	TYP	760.13	MAX	967.31
Delay	MIN	0.72	TYP	0.94	MAX	0.94
Power	MIN	28.82	TYP	34.44	MAX	36.21
Close		Instantiate		Estimate		

Figure 22: Resource quality estimation

And then, click [Instantiate] button (Figure 23) to register the resource and [New Instance] window will open. In this window, we enter the resource name and register the resource.

Area	MIN	760.13	TYP	760.13	MAX	967.31
Delay	MIN	0.72	TYP	0.94	MAX	0.94
Power	MIN	28.82	TYP	34.44	MAX	36.21
Close		Instantiate		Estimate		

Figure 23: [Instantiate] button

Here, enter "PC" as a name of "pcu" and click [OK] button (Figure 24).



Figure 24: Instance name input

Moving to [Resource Declaration] window, [Instance] frame in the left side of the window should show [PC] as a resource (Figure 25).




Figure 25: Function set column

The description in [Function Set] tab will be used in [Micro.Op description] window. Confirm the content of [Function Set] sub window (Figure 25). The port of "PC" is defined as shown in Figure 26. Check port names, signal directions, data type and signal attributes.

Function Set	Port Set	Comment	
clock	in	bit	clock
load	in	bit	ctrl
reset	in	bit	reset
hold	in	bit	ctrl
data_in	in	bit_vector 31 0	data
data_out	out	bit_vector 31 0	data

Figure 26: [Port set] column

You need to set the abstract level for the simulation and logic synthesis. To do this, click [Behavior] button in [for Simulation] group and [Gate] button in [for Synthesis] group. [Description style of HDL] shows the abstraction level of HDL descriptions for the simulation and logic synthesis (Figure 27). In this tutorial, do not change these values.

Description Style of HDL

for Simulation

☒ Behavior ☐ RT ☐ Gate

for Synthesis

☐ Behavior ☐ RT ☒ Gate

Figure 27: Selection of HDL description style

Likewise refer to “Resource for use” chapter of “Processor DLX Integer Specification” and declare resources as shows in Figure 28.

You can select the declared resource to implement or not by checking or unchecking the checkbox in [Instance] frame in the left side of the window.




Figure 28: Resource declaration window with DLX integer processor setting

After declaring required resources, check [Complete] checkbox and click [File] > [Close] to return to the main window.

6.3. [Storage Specification] window: storage specification definition

This section explains how to describe storage specification. In this phase, designers define storages for the processor such as general purpose register, program counter, instruction register and so on. The information of storage is used for instruction definition and behavior definition.

Click [Storage Spec.] button in the main window (Figure 29) and [Storage Spec.] window opens.




Figure 29: [Storage Spec] in main menu

Storage specification consists of three parts; register file specification, register specification and memory specification. The following sections explain each part.

6.3.1. Register file specification

In this part, register file specification is defined. You can find register file resource when you click storage specification button in the main window, because the resource of register file was already declared in the previous step: “Resource Declaration.” You specify storage name, bit width, usage, location, and binary representation in this part.




Figure 30: Register file specification definition in [Storage Spec] window

- **Storage name**

In this field, enter storage name used in assembly code. You can use key words to specify the storage number of each register in a register file.

- [asc]: ascending order
- [dsc]: descending order

- **Resource**

In this field, enter resource instance name. The name must be chosen from the instance names declared in “Resource Declaration” step.

- **Bit width**

Enter the bit width of storage. Enter the same width defined at resource declaration step.

- **Usage**

Enter the usage of storage such as program counter, zero register, stack pointer, and so on.

- **Location**

Enter the location of register. This part is used when you would like to define overlapped register.

- **Binary**

Enter binary representation of each register in a register file. This information is used in assembler.

In this tutorial, you define a register file.

- Storage name: GPR[asc]
- Resource: GPR
- Bit width: 32
- Usage: register
- Location: original
- Binary: [bin-asc]

When you finish describing the information, click [Expansion] button and [Expansion Frame] opens (Figure 31).

Storage Name	Register Class	Resource	Bit Width	Register Num...	Usage	Location	Binary
GPR0	GPR	GPR	32	0	register	original	00000
GPR1	GPR	GPR	32	1	register	original	00001
GPR2	GPR	GPR	32	2	zero-register	original	00010
GPR3	GPR	GPR	32	3	return register	original	00011
GPR4	GPR	GPR	32	4	stack pointer	original	00100
GPR5	GPR	GPR	32	5	frame pointer	original	00101
GPR6	GPR	GPR	32	6	link register	original	00110
GPR7	GPR	GPR	32	7	program counter	original	00111
GPR8	GPR	GPR	32	8	instruction pointer	original	01000
GPR9	GPR	GPR	32	9	instruction pointer	original	01001
GPR10	GPR	GPR	32	10	data memory	original	01010
GPR11	GPR	GPR	32	11	carry-flag	original	01011
GPR12	GPR	GPR	32	12	overflow-flag	original	01100
GPR13	GPR	GPR	32	13	zero-flag	original	01101
GPR14	GPR	GPR	32	14	negative-flag	original	01110
GPR15	GPR	GPR	32	15	loop counter	original	01111
GPR16	GPR	GPR	32	16	register	original	10000
GPR17	GPR	GPR	32	17	register	original	10001
GPR18	GPR	GPR	32	18	register	original	10010
GPR19	GPR	GPR	32	19	register	original	10011
GPR20	GPR	GPR	32	20	register	original	10100
GPR21	GPR	GPR	32	21	register	original	10101
GPR22	GPR	GPR	32	22	register	original	10110
GPR23	GPR	GPR	32	23	register	original	10111

Figure 31: Detail information of register file specification

Each register can be seen in expansion frame window. You can specify usage of each register in this part. In this tutorial, usage of registers will be changed as follow;

- GPR0: zero register
- GPR28: stack pointer
- GPR29: frame pointer
- GPR30: link register
- GPR31: return register

6.3.2. Register specification

When you click [Register] tab, you can find register definition window (Figure 32). In this part, you can specify the following information; storage name, resource, bit width, usage and location. This information is the same as register file definition.




Figure 32: Detail information of register specification

You will describe the information for program counter and instruction register in this tutorial. For the program counter, use the following specification;

- Storage name: PC
- Resource: PC
- Bit width: 32
- Usage: program counter
- Location: original

For the instruction register, use the following specification;

- Storage name: IR
- Resource: IR
- Bit width: 32
- Usage: instruction register
- Location: original

6.3.3. Memory specification

When you click [Memory] tab, you can find memory specification part (Figure 33). In this part, you can specify the following information; storage name, resource, bit width, usage and access bit. Access bit indicates minimum bit width when a processor accesses to the memory.




Figure 33: Detail information of memory specification

In this tutorial, we define instruction memory and data memory.

For the instruction memory, use the following specification;

- Storage name: IMEM
- Resource: IMAU
- Bit width: 32
- Usage: instruction memory
- Access bit: 32

For the data memory, use the following specification;

- Storage name: DMEM
- Resource: DMAU
- Bit width: 32
- Usage: data memory
- Access bit: 8

When you finish describing the storage specification, click the complete button and close the [Storage Spec.] window.

6.4. [Interface Definition] window: defining I/O interfaces

This section explains how to set the entity name of the processor and I/O ports information.

In ASIP Meister, only IMAU (Instruction Memory Access Unit) and DMAU (Data Memory Access Unit) can access to external ports. And key words are used to specify attributes of the external ports that are accessed from the each unit. There are several types of ports you can declare;

- 1) External access ports for IMAU and DMAU (one unit available for IMAU and DMAU)
- 2) Clock and Reset ports
- 3) Ports for interrupts

Click [Interface Definition] (Figure 34) and [Interface Definition] window opens and default ports are displayed (Figure 35).




Figure 34: [Interface Definition] in main menu




Figure 35: [Interface Definition] window

To declare a new port, click [New Port] button. This adds a new row to the window as shown in Figure 35. In this tutorial, refer to “I/O port” chapter in “Processor DLX Integer Specification” and enter the data to the window as in the next figure.

Valid	Attribute	Port Name	Direction	Signal Type
<input checked="" type="checkbox"/>	clock	CLK	in	std_logic
<input checked="" type="checkbox"/>	reset	Reset	in	std_logic
<input checked="" type="checkbox"/>	instruction_memory_address_bus	instAB	out	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	instruction_memory_data_bus	instDB	in	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	data_memory_address_bus	DataAB	out	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	data_memory_data_bus	DataDB	inout	logic_vector(31 downto 0)
<input checked="" type="checkbox"/>	data_memory_request_bus	DataReq	out	std_logic
<input checked="" type="checkbox"/>	data_memory_acknowledge_bus	DataAck	in	std_logic
<input checked="" type="checkbox"/>	data_memory_write_mode_bus	dataWm	out	logic_vector(3 downto 0)
<input type="checkbox"/>	interrupt		out	
<input type="checkbox"/>	unspecified		in	

Figure 36: [Interface Definition] window with DLX integer processor setting

- **[Entity Name]: Entity name of the processor**

The name entered in this field is used as an entity name of the processor in the VHDL description. The file name of VHDL description of the processors becomes the name with the extension “.vhd”. The name should conform to the VHDL naming convention.

- **[Port name]: Port name**

The name entered in this field is used as an external port name for processor in the VHDL description. The name should conform to the VHDL naming convention.

- **[Direction]: Direction of the signal**

Select [in] for input, [out] for output, and [inout] for both (Figure 37).




Figure 37: Port selection

- **[Signal Type]: Signal type of VHDL**

The type declared in “IEEE.std_logic_1164.all package” is applicable.

- **[Attribute]: Attribute keyword**

Table 1 describes the attribute keywords and their functions.

Table 1: Attribute keywords and functions

Attribute keyword	Function
clock	Connecting to Clock
reset	Connecting to Reset
instruction_memory_address_bus	Connecting to address bus of IMAU
instruction_memory_data_bus	Connecting to data bus of IMAU
data_memory_address_bus	Connecting to address bus of DMAU
data_memory_data_bus	Connecting to data bus of DMAU
data_memory_request_bus	Connecting to request bus of DMAU
data_memory_acknowledge_bus	Connecting to acknowledge bus of DMAU
data_memory_write_mode_bus	Connecting to write mode bus of DMAU

After setting [Interface Definition] window, check [Complete] checkbox and click [File] > [Close] to return to the main window.

6.5. [Instruction Definition] window: defining instruction type and instruction set

This section explains the declaration process of instruction types and instructions in ASIP Meister. First, you declare an instruction type and then specify how to separate fields. Next, declare an instruction that belongs to each instruction type and assign the unique value (opcode) to the each instruction.

Define instruction types "R_R", "R_I", "B", and "J" according to "Instruction Set" chapter in "Processor DLX Integer Specification".

Click [Instruction Definition] in the main window (Figure 38) and [Instruction Definition] window opens (Figure 39).




Figure 38: [Instruction Definition] in main menu




Figure 39: [Instruction Definition] window

6.5.1. Define the instruction type

In this tutorial, we will try to declare “R_R” instruction type.

To declare a new instruction type, click [New Type] button to open [New Instruction Type Confirm] window (Figure 40). This window has two fields to enter the name of a new instruction type and number of the fields for it.




Figure 40: [New Instruction Type Confirm] window

Enter “R_R” and “5” to each field and click [OK] button. [Instruction Type Declaration Window] which has five rows opens as shown in Figure 41. With this window, you can declare bit fields of the instruction type and unique binaries for the instruction type as follows;

MSB	LSB	Field Type	Field Attr	Value	Addr mode	Operand Name	element	reg class
31		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
	0	OP-code	binary		Reg Direct		Resource	

Figure 41: [Instruction Type Definition] window

- **MSB/LSB**

Enter the value of most significant bit ([MSB]) and least significant bit ([LSB]).

- **Field Type**

Click the triangle and select a value from the pull down menu (Figure 42).

MSB	LSB	Field Type	Field Attr	Value	Addr mode	Operand Name	element	reg class
31		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
	0	OP-code	binary		Reg Direct		Resource	

Figure 42: [Field Type] pull down menu

- **Field Attr**

Click the triangle and select an attribute from the pull down menu (Figure 43). Depending on the option selected in [Field Type], pull down menu shows different attributes (Table 2).

MSB	LSB	Field Type	Field Attr	Value	Addr mode	Operand Name	element	reg class
31		OP-code	binary		Reg Direct		Resource	
		OP-code	binary name		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
		OP-code	binary		Reg Direct		Resource	
	0	OP-code	binary		Reg Direct		Resource	

Figure 43: [Field Attr] pull down menu

Table 2: Field attribute for each field type

Field Type	Available attributes in [Field Attr]	Description
OP-code	binary	The value is fixed binary pattern for all instructions of the same instruction type.
	name	The value is unfixed and each instruction of the same instruction type must have a different value. (The exact value is defined later.)
Operand	name	The value is fixed name for all instructions of the same instruction type.

- **Value**

Enter binary value or name to the each field.

- **Addr mode**

[Addr mode] means addressing mode of each operand (Figure 44). ADD instruction has three operands: rs0, rs1 and rd. Addressing mode of each operand is register direct mode. In this part, you will select “REG Direct” for addressing mode from the pull down menu. Compiler generator and meta assembler use this information.




Figure 44: [Addr mode] pull down menu

- **Operand Name**

In this part, operand name for assembly language is specified. Operand name can be used at instruction format declaration. The format is used in assembler and compiler.

- **element**

Some addressing modes consist of several bit fields. In this part, you specify the meaning of each element. You can select from the pull-down menu (Figure 45). In “R_R” instruction type, you will select “Resource”.




Figure 45: [element] pull down menu

- **reg class**

[reg class] means the register class. When the addressing mode of the operand uses registers, you have to specify the register class that the operand of the instruction can use (Figure 46). “rs0” of ADD can be specified “GPR” register class. Hence, you will specify GPR in this part. Register class is declared in the previous step.




Figure 46: [reg class] pull down menu

After you have set all the options in the window, instruction type "R_R" should be defined as shown in Figure 47.




Figure 47: “R_R” type setting

Then click [OK] button and return to [Instruction Definition] window. “R_R” type is defined as shown in Figure 48.




Figure 48: [Instruction Definition] with DLX integer processor setting

Likewise define the other instruction types.

6.5.2. Defining the instruction

The next step is to define the add instruction “ADD” by using “R_R” instruction type. Click [New Instruction] button in [Instruction Definition] window to open [Input] window (Figure 49).

Enter “ADD” to the field and click [OK] button and [Instruction Declaration Window] opens (Figure 50).




Figure 49: Registration of instruction name




Figure 50: [Instruction Definition] window

From [Instruction Type] list in the left side of the window, select the instruction type “R_R”. This is used for the add instruction “ADD”.

Only the first and fifth fields are enabled for entering the value. This is a unique field for instructions of “R_R” instruction type.




Figure 53: Interrupt/exception declaration window

To define a new interrupt/exception, click the [New Interrupt] button. This will create a new row for the new interrupt/exception. Table 3 describes the fields and their meanings.

Table 3: Descriptions of interrupt/exception

Field	Description
Valid	Click to enable/disable the interrupt/exception.
Interrupt Name	Name of interrupt/exception
Cycle	Number of the execution cycle for the execution stage.
Type	Interrupt/exception type. You can select [External] or [Internal]. External: External signal causes the condition. Internal: Internal signal causes the condition.
Condition	Logical expression to cause the interrupt/exception
Mask	Masking setting

After you have set the all fields of “reset” interrupt, click the [Complete] checkbox and go to [File] > [Close] to return to the main window.

6.6. [Arch. Level Estimation] window: estimating the design qualities

This section explains how to estimate the design qualities of the target processor. In this section, by using the currently set information, ASIP Meister estimates design qualities (area, delay and power consumption). Since this is the estimation before finalizing the details of the design, the estimated values are not exact values, but these values can help your following design steps. If the estimation result shows lower value than your expectation, you can change the settings and re-estimate the qualities.

Click [Arch. Level Estimation] in the main window (Figure 54) and [Estimation Confirm] window opens (Figure 55).




Figure 54: [Arch. Level Estimation] in main menu




Figure 55: [Estimation Confirm] window

The current version only supports [local engine] for [Select Estimation System] pull down menu. So click [Execute] button. The estimation engine will estimate design qualities and show the results of the estimation (Figure 56).




Figure 56: Estimation results

Confirm displayed results and click [OK] button and select [File]>[Close] to return to the main window.

6.7. [C Definition] window: defining C language specification

This section explains how to describe C language specification. C Definition phase includes as follows: data type definition, structure declaration and CKF (Compiler Known Function) declaration. In this tutorial, you don't need to change default value of this phase.

Click [C Definition] button in the main window (Figure 57) and [C Definition] window opens (Figure 58).




Figure 57: [C Definition] in main menu




Figure 58: [C Definition] window

In this tutorial, please just check the complete button and select [File]>[Close] to return to the main window.

6.8. [Behavior Description] window: describing behavior of instructions

This section explains how to describe behavior of instructions. Each behavior is written in C like semantics. This information is used for instruction set simulator generation and compiler generation.

Click [Behavior Description] button in the main window (Figure 59) and [Behavior Description] window opens (Figure 60).




Figure 59: [Behavior Description] in main menu




Figure 60: [Behavior Description] window

The window consists of the following items;

- **Instruction list:** All instructions can be seen in this part.
- **Format:** Instruction format can be seen in this part.
- **Operand:** Operands that are terms of expression can be seen in this part.
- **Behavior Description:** Behavior is described in this part.

To define the behavior of instruction, select target instruction and fill in operands declaration and behavior description according to "Processor DLX Integer Specification". If you finish input, push complete button and exit.

6.9. [Micro Op. Description] window: describing micro operation

This section explains how to describe micro operations of instructions. Refer to "How to write the micro operation description" for the method of describing the micro operations.

Click the [Micro Op. Description] in the main window (Figure 61) and open the window (Figure 62).




Figure 61: [Micro Op. Description] in main menu




Figure 62: [Micro Op. Description] window

In the window, click the tabs to select the sub windows to be defined;

- Instruction: Operation description for each instruction
- Exception: Operation description for interrupt/exception/process
- Macro: Macro description

In this tutorial, we will define in the order of [Macro], [Instruction] and [Exception].

6.9.1. Macro definition: [Macro]

First, we will define "FETCH" macro. Click [Macro] > [New Macro] to open [New Macro Confirm] window (Figure 63).

Enter "FETCH()" to [Macro name & args] field and "1" to [Num. of Stages] field. Click [OK] button and the macro is listed in [Micro Op Description] window.



Figure 63: [New Macro Confirm] window

Next, we input macro operations. Figure 64 shows the description of “FETCH” macro.




Figure 64: “FETCH” macro description

Likewise, make other macros.

6.9.2. Operation description of instruction: [Instruction]

To describe operations of instruction, click [Instruction] tab. [Instruction] frame in the left side of the window lists instructions defined in [Instruction Definition] window. [Stage] column shows the variable declaration (VARIABLE) and the stage names defined in [Design Goal&Arch.] window. Write the description for each corresponding stage in [Behavior Description] field.

Figure 65 shows the description of instruction “ADD”.




Figure 65: “ADD” instruction description

6.9.3. Interrupt/exception description: [Exception]

Now we write the operation of “reset” exception defined in [Instruction Definition] window.

Click [Exception] tab to define interrupt/exception processes. Figure 66 shows the description of “reset” interrupt.




Figure 66: “reset” interrupt description

After you have written all the descriptions, check [Complete] checkbox and go to [File] > [Close] to return to the main window.

6.10. [HDL Generation] window: generating HDL

This section explains how to generate HDL descriptions for the simulation and validation and for the logical synthesis. ASIP Meister uses the abstraction level that was set earlier with the [Description Style of HDL] radio button of [Resource Declaration] window.

Click [HDL Generation] in the main window (Figure 67) and [Generation Confirm] window opens (Figure 68).




Figure 67: [HDL Generation] in main menu




Figure 68: [Generation Confirm] window

By selecting an option from the pull down menu, you can choose to generate the simulation model, the synthesizable model and both.

Select [sim. Model and syn. Model] to generate the both models and click [Execute] button to start the HDL generation engine.




Figure 69: Simulation model and synthesizable model generation

When the engine complete the generation, the message window like Figure 70 opens. Confirm that no error is displayed in the window and click [OK] button to return to the main widow.




Figure 70: HDL description generation report

Now the current directory has a new directory “meister”. The “meister” directory has two new directories for the simulation model and the logical synthesizable model. Files listed below are saved under the each directory;

- dlx_integer.sim/xxx.vhd: VHDL descriptions of the simulation model (Figure 71)
"CPU.vhd" is the top entity.
- dlx_integer.syn/xxx.vhd: VHDL descriptions for the logical synthesis (Figure 72)
"CPU.vhd" is the top entity.
- dlx_integer.syn/xxx.scr: Script files for Design Compiler from Synopsys Co. (Figure 73)

```
[asipuser@asipdemo dlx_integer.sim]$ ls
CPU.vhd                                fhm_register_w32.vhd      rtg_mux4to1_w32.vhd
fhm_alu_w32.vhd                        fhm_registerfile_w32.vhd rtg_proc_fsm.vhd
fhm_divider_w32.vhd                   fhm_shifter_w32.vhd      rtg_register_w12.vhd
fhm_dmau_w32.vhd                      rtg_controller.vhd        rtg_register_w1_00.vhd
fhm_extender_w16.vhd                  rtg_mux14to1_w32.vhd     rtg_register_w1_01.vhd
fhm_extender_w28.vhd                  rtg_mux2to1_w32.vhd      rtg_register_w32.vhd
fhm_imau_w32.vhd                      rtg_mux2to1_w5.vhd       rtg_register_w4.vhd
fhm_multiplier_w32.vhd                rtg_mux3to1_w32.vhd      rtg_register_w5.vhd
fhm_pcu_w32.vhd                      rtg_mux3to1_w5.vhd       rtg_register_w7.vhd
```

Figure 71: Example list of VHDL descriptions in dlx_integer.sim/ directory


```
[asipuser@asipdemo dlx_integer.syn]$ ls *.vhd
CPU.vhd                fhm_registerfile_w32.vhd  rtg_register_w12.vhd
fhm_alu_w32.vhd        fhm_shifter_w32.vhd      rtg_register_w1_00.vhd
fhm_divider_w32.vhd    rtg_controller.vhd       rtg_register_w1_01.vhd
fhm_dmau_w32.vhd       rtg_mux14to1_w32.vhd     rtg_register_w32.vhd
fhm_extender_w16.vhd   rtg_mux2to1_w32.vhd      rtg_register_w34.vhd
fhm_extender_w28.vhd   rtg_mux2to1_w5.vhd       rtg_register_w4.vhd
fhm_imau_w32.vhd       rtg_mux3to1_w32.vhd      rtg_register_w5.vhd
fhm_multiplier_w32.vhd rtg_mux3to1_w5.vhd       rtg_register_w7.vhd
fhm_pcu_w32.vhd        rtg_mux4to1_w32.vhd
fhm_register_w32.vhd   rtg_proc_fsm.vhd
```

Figure 72: Example list of VHDL descriptions in `dlx_integer.syn/` directory

```
[asipuser@asipdemo dlx_integer.syn]$ ls *.scr
CPU.scr                fhm_registerfile_w32.scr  rtg_register_w12.scr
fhm_alu_w32.scr        fhm_shifter_w32.scr      rtg_register_w1_00.scr
fhm_divider_w32.scr    rtg_controller.scr       rtg_register_w1_01.scr
fhm_dmau_w32.scr       rtg_mux14to1_w32.scr     rtg_register_w32.scr
fhm_extender_w16.scr   rtg_mux2to1_w32.scr      rtg_register_w34.scr
fhm_extender_w28.scr   rtg_mux2to1_w5.scr       rtg_register_w4.scr
fhm_imau_w32.scr       rtg_mux3to1_w32.scr      rtg_register_w5.scr
fhm_multiplier_w32.scr rtg_mux3to1_w5.scr       rtg_register_w7.scr
fhm_pcu_w32.scr        rtg_mux4to1_w32.scr
fhm_register_w32.scr   rtg_proc_fsm.scr
```

Figure 73: Example list of script files for synthesis in `dlx_integer.syn/` directory

6.11. [SWdev Generation] window: generating descriptions for software development tools

This section explains how to generate descriptions for software development tools such as compiler, assembler and simulator.

Click [SWdev Generation] in the main window (Figure 74) and [Generation Confirm] window opens (Figure 75).




Figure 74: [SWdev Generation] in main menu




Figure 75: [Generation Confirm] window

Select [SWdev generation] to generate software development tools and click [Execute] button to start the software tools generation engine (Figure 76).




Figure 76: Software tools description generation

When the engine completes the generation, the message window like Figure 77 opens. Confirm that no error is displayed in the window and click [OK] button to return to the main window.




Figure 77: Generation report of descriptions for software development tools

The current directory has a new file “meister/dlx_integer.des” for meta-assembler “/usr/local/ASIPmeister/bin/pas” and a new directory named “meister/dlx_integer.sw”. The files in “meister/dlx_integer.sw” directory are for the compiler generator (Figure 78).

```
[asipuser@asipdemo dlx_integer.sw]$ ls
arch_type.arch      resource_class.arch  storage.arch
instruction_set.arch simulator_input.arch  structure.arch
```

Figure 78: Example list of descriptions for compiler generator and assembler in dlx_integer.sw/ directory

Now, the tutorial lesson is all finished!

7. Tutorial appendix

7.1. 1. How to view the ASIP Meister version information

In the main window, click [Help] > [Version].




Figure 79: [Version] in main menu

[Version Information] window opens and the version of ASIP Meister is displayed.




Figure 80: [Version Information] window

Index

A

ADD · 52
 adder_algorithm · 22
 Arch. Level Estimation · 45
 Area · 23, 45
 ASIP Meister(Product) · 5, 6, 7, 8, 9, 12, 13, 18, 32, 45, 60
 ASIPmeister(Command) · 4, 5, 6, 11, 12
 ASIPmeister.setup · 5, 6, 11
 Attribute · 15, 34, 35

B

bit_width · 22

C

Clock · 32, 35
 CPU · 55
 Current version · 13

D

data_memory_acknowledge_bus · 35
 data_memory_address_bus · 35
 data_memory_data_bus · 35
 data_memory_request_bus · 35
 data_memory_write_mode_bus · 35
 DBMS · 18
 default · 13, 15
 Delay · 23
 Delayed branch · 16
 Design Compiler · 55
 Design Goal · 13, 16, 52
 Design Goal & Arch. Design · 13, 16
 Direction · 34
 dlx_integer · 11, 12, 13, 55, 56
 dlx_integer_mini · 11, 12, 13, 55, 56
 dlx_integer_mini.sim · 55
 dlx_integer_mini.syn · 55, 56
 DMAU · 32, 35

E

Entity Name · 34
 Estimation · 45
 Exception · 50, 52

F

FHM · 13, 18, 19, 21
 FHM-DBMS · 18
 Flexible Hardware Model · 13
 function set · 18
 Function Set · 21, 24

H

HDL · 7, 54, 57
 HDL Generation · 54, 57
 How to write the micro operation description · 50

I

IMAU · 32, 35
 install · 5
 Install Guide · 5
 Instruction · 32, 50, 52
 Instruction Definition · 52
 instruction_memory_address_bus · 35
 instruction_memory_data_bus · 35
 Interface Definition · 32, 35

L

Level · 45

M

Macro · 50
 Macro definition · 50
 Macro name · 50
 MacroAluRR · 50
 Max data bit width · 16
 Max inst. bit width · 16
 meister(working directory) · 7, 55, 58
 memory_write · 35
 Micro Op. Description · 50
 Model · 13, 20, 21, 54

N

Num. of delayed slot · 16

P

PATH · 5
Port name · 34
Power · 23

R

Reset · 32, 35
Resource Declaration · 18, 24, 54

S

Script file · 55
Signal Type · 34
Simulation · 25
Stage · 52

T

Type · 34

U

Unit · 32
Use as · 22

V

VHDL · 34, 55

W

Working directory · 7