

DLX Instruction Set, Description Notation, and DLX Pipeline Structure

DLX Standard Instruction Set

Instruction type/code	Instruction meaning
Data transfers	Move data between registers and memory, or between the integer and FP or special registers; only memory address mode is 16-bit displacement + contents of a GPR
LB, LBU, SB	Load byte, load byte unsigned, store byte
LH, LHU, SH	Load half word, load half word unsigned, store half word
LW, SW	Load word, store word (to/from integer registers)
LPS, LPS, SPS, SPS	Load SP float, load DP float, store SP float, store DP float
MOVIE, MOVIEI	Move from/to GPR to/from a special register
MOVFP, MOVDP	Copy one FP register or a DP pair to another register or pair
MOVFP2I, MOVIEFP	Move 32 bits from/to FP registers to/from integer registers
Arithmetic/logical	Operations on integer or logical data in GPRs; signed arithmetic trap on overflow
ADD, ADDI, ADDU, ADDUI	Add, add immediate (all immediates are 16 bits); signed and unsigned
SUB, SUBI, SUBU, SUBUI	Subtract, subtract immediate; signed and unsigned
MULT, MULTU, DIV, DIVU	Multiply and divide, signed and unsigned; operands must be FP registers; all operations take and yield 32-bit values
AND, ANDI	And, and immediate
OR, ORI, XOR, XORI	Or, or immediate, exclusive or, exclusive or immediate
LHI	Load high immediate—loads upper half of register with immediate
SLT, SLTI, SRA, SLTI, SRL, SRLI, SRAI	Shifts: both immediate (S___I) and variable form (S___); shifts are shift left logical, right logical, right arithmetic
S___, S___I	Set conditional: "___" may be LT, GT, LE, GE, EQ, NE
Control	Conditional branches and jumps; PC-relative or through register
BEQ, BNE	Branch GPR equal/not equal to zero; 16-bit offset from PC+4
BFP, BFPF	Test comparison bit in the FP status register and branch; 16-bit offset from PC+4
J, JR	Jumps: 26-bit offset from PC+4 (J) or target in register (JR)
JAL, JALR	Jump and link: save PC+4 in R31, target in PC-relative (JAL) or a register (JALR)
TRAP	Transfer to operating system at a vectored address
RFE	Return to user code from an exception; restore user mode
Floating-point	FP operations on DP and SP formats
ADD, ADDP	Add DP, SP numbers
SUB, SUBP	Subtract DP, SP numbers
MULT, MULTP	Multiply DP, SP floating point
DIV, DIVP	Divide DP, SP floating point
CVTF2D, CVTF2I, CVTF2FP, CVI2I, CVI2FP, CVI2D	Convert instructions: CVTxy converts from type x to type y, where x and y are I (integer), D (double precision), or F (single precision). Both operands are FPRs.
___D, ___F	DP and SP compares: "___" = LT, GT, LE, GE, EQ, NE; sets bit in FP status register