




Praktikum: Entwurf von eingebetteten applikationsspezifischen Prozessoren

Group: Patric Hopfgarten and Dennis Gnad (asip01)

Lab Advisors: Dr. Lars Bauer, Hussam Amrouch

Institute of Computer Engineering (ITEC) – Chair for Embedded Systems (CES)



Overview



- ASIP Design Strategies
- Measurements
- Further possibilities

ASIP Design Strategies



- 1st Strategy optimized for area and potentially power:
 - Reduce resources to required
 - Multiplier removed
 - Reduce instructions to required

- 2nd Strategy optimized for speed (potentially energy):
 - Add instructions specific to application C code
 - low_saturate rd, rs0, const
 if (rs0 < const) rd = const;</pre>
 - high_saturate rd, rs0, const if (rs0 > const) rd = const;
 - cond_compl rd, rs0, rs1
 if (rs0[bit3]) rd = -rs1;
 else rd = rs1;

```
if ( sign )
  valpred -= vpdiff;
                                                /*if ( sign )
                                                  temp = -vpdiff;
else
  valpred += vpdiff;
                                                  temp = vpdiff:*/
                                                temp = cond compl(sign, vpdiff);
                                                valpred += temp;
/* Step 5 - clamp output value */
                                                /* Step 5 - clamp output value */
                                                valpred = low saturate1(valpred);
if ( valpred > 32767 )
 valpred = 32767;
                                                valpred = high saturate1(valpred);
else if ( valpred < -32768 )
  valpred = -32768:
```

Normal

Speed

Part of Micro Op Description



cond_compl rd, rs0, rs1

high_saturate / low_saturate rd, rs0, const

cond = source0[3];

result = MUX0.sel(source0,source1,cond);


res0 = MUX0.sel(zero32,source1,cond);

res1 = MUX1.sel(source1,zero32,cond); null = GPR.writeO(rd, result);

<result, flag> = ALUO.sub(res1, res0);

Cycles





■ Benchmark Cycles■ Speedup


Possible Frequencies



- Min: Benchmark fulfilled, tested from 30-150 Mhz
- Max: Reported maximum frequency from Xilinx ISE
- Basis
 - Max: 158.328MHz (benchmark used: 150Mhz)
 - Min: 60MHz
- Area
 - Max: 167.3MHz (benchmark used: 150MHz)
 - Min: 60MHz
- Speed
 - Max: 120.395MHz
 - Min: 50MHz


Benchmark runtime at maximum frequency






Required Area






Required Area (normalized)






Power





Energy for Application (minimum Frequency)





Further possibilities



- Area:
 - Reduce general purpose registers (GPRs)
- Speed:
 - Special instructions for every step from 1 to 6

Combine Area+Speed CPUs!



Thanks for your attention! Are there any questions?