# INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

# HEF4511B MSI BCD to 7-segment latch/decoder/driver

Product specification
File under Integrated Circuits, IC04

January 1995






# BCD to 7-segment latch/decoder/driver

HEF4511B MSI


### **DESCRIPTION**

The HEF4511B is a BCD to 7-segment latch/decoder/driver with four address inputs ( $D_A$  to  $D_D$ ), an active LOW latch enable input ( $\overline{EL}$ ), an active LOW ripple blanking input ( $\overline{BI}$ ), an active LOW lamp test input ( $\overline{LT}$ ), and seven active HIGH n-p-n bipolar transistor segment outputs ( $O_a$  to  $O_a$ ).

6  $D_B$ DC  $D_A$ DD EL **LATCHES** ВΙ DECODER 3 LT **DRIVERS** Ob  $0_a$ 12 | 13 10 7Z73717.2 Fig.1 Functional diagram.



When  $\overline{EL}$  is LOW, the state of the segment outputs (O<sub>a</sub> to O<sub>g</sub>) is determined by the data on D<sub>A</sub> to D<sub>D</sub>. When  $\overline{EL}$  goes HIGH, the last data present on D<sub>A</sub> to D<sub>D</sub> are stored in the latches and the segment outputs remain stable. When  $\overline{LT}$  is LOW, all the segment outputs are HIGH independent of all other input conditions. With  $\overline{LT}$  HIGH, a LOW on  $\overline{BI}$  forces all segment outputs LOW. The inputs  $\overline{LT}$  and  $\overline{BI}$  do not affect the latch circuit.



HEF4511BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4511BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4511BT(D): 16-lead SO; plastic (SOT109-1)

(): Package Designator North America

### **PINNING**


D<sub>A</sub> to D<sub>D</sub> address (data) inputs

 EL
 latch enable input (active LOW)

 BI
 ripple blanking input (active LOW)


 LT
 lamp test input (active LOW)

O<sub>a</sub> to O<sub>g</sub> segment outputs




### FAMILY DATA, IDD LIMITS category MSI

See Family Specifications



# BCD to 7-segment latch/decoder/driver

HEF4511B MSI



### **FUNCTION TABLE**

INPUTS								OUTPUTS						
EL	BI	LT	D <sub>D</sub>	D <sub>C</sub>	D <sub>B</sub>	D <sub>A</sub>	Oa	O <sub>b</sub>	Oc	O <sub>d</sub>	O <sub>e</sub>	Of	Og	DISPLAY
Х	Х	L	Х	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	8
Х	L	Н	Х	Χ	X	Χ	L	L	L	L	L	L	L	blank
L	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	Н	L	L	L	Н	L	Н	Н	L	L	L	L	1 1
L	Н	Н	L	L	Н	L	н	Н	L	Н	Н	L	Н	2
L	Н	Н	L	L	Н	Н	н	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	Н	L	Н	L	Н	н	L	Н	Н	L	Н	Н	5
L	Н	Н	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	6
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	Н	Н	Н	L	L	Н	н	Н	Н	L	L	Н	Н	9
L	Н	Н	Н	L	Н	L	L	L	L	L	L	L	L	blank
L	Н	Н	Н	L	Н	Н	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	L	Н	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	blank
Н	Н	Н	Х	Х	Х	Χ				*				*

### Note

<sup>1.</sup> H = HIGH state (the more positive voltage)


L = LOW state (the less positive voltage)

X = state is immaterial

<sup>\*</sup> Depends upon the BCD code applied during the LOW to HIGH transition of  $\overline{\text{EL}}$ .

# BCD to 7-segment latch/decoder/driver

HEF4511B MSI



### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134).

Output (source) current HIGH

 $-I_{OH}$  max. 25 mA

For other RATINGS see Family Specifications.

### Note

1. A destructive high current mode may occur if  $V_I$  and  $V_O$  are not constrained to the range  $V_{SS} \le V_I$  or  $V_O \le V_{DD}$ .

# BCD to 7-segment latch/decoder/driver

HEF4511B MSI

## DC CHARACTERISTICS

 $V_{SS} = 0 V$ 

				T <sub>amb</sub> (°C)							
HEF	V <sub>DD</sub> V	I <sub>OH</sub> mA	SYMBOL	<b>-40</b>		+ 25		+ 8	35		
				MIN.	MAX.	MIN.	TYP.	MIN.	MAX.		
Output voltage	5	0		4,10		4,10	4,40	4,10	V		
HIGH	10	0	V <sub>OH</sub>	9,10		9,10	9,40	9,10	V		
	15	0		14,10		14,10	14,40	14,10	V		
Output voltage	5	5					4,20		V		
HIGH	10	5	V <sub>OH</sub>				9,20		V		
	15	5					14,20		V		
Output voltage	5	10		3,60		3,60	4,05	3,30	V		
HIGH	10	10	V <sub>OH</sub>	8,75		8,75	9,10	8,45	V		
	15	10		13,75		13,75	14,10	13,45	V		
Output voltage	5	15					4,00		V		
HIGH	10	15	V <sub>OH</sub>				9,00		V		
	15	15					14,00		V		
Output voltage	5	20		2,80		2,80	3,80	2,50	V		
HIGH	10	20	V <sub>OH</sub>	8,10		8,10	9,00	7,80	V		
	15	20		13,10		13,10	14,00	12,80	V		
Output voltage	5	25					3,70		V		
HIGH	10	25	V <sub>OH</sub>				8,90		V		
	15	25					14,00		V		

# BCD to 7-segment latch/decoder/driver

HEF4511B MSI

				T <sub>amb</sub> (°C)							
HEC	V <sub>DD</sub>	I <sub>OH</sub> mA	SYMBOL	<b>–55</b>		+ 25		+ 1	25		
		, \		MIN.	MAX.	MIN.	TYP.	MIN.	MAX.		
Output voltage	5	0		4,10		4,10	4,40	4,10	V		
HIGH	10	0	V <sub>OH</sub>	9,10		9,10	9,90	9,10	V		
	15	0		14,10		14,10	14,40	14,40	V		
Output voltage	5	5					4,30		V		
HIGH	10	5	V <sub>OH</sub>				9,30		V		
	15	5					14,30		V		
Output voltage	5	10		3,60		3,60	4,25	3,20	V		
HIGH	10	10	V <sub>OH</sub>	8,75		8,75	9,25	8,35	V		
	15	10		13,75		13,75	14,25	13,35	V		
Output voltage	5	15					4,20		V		
HIGH	10	15	V <sub>OH</sub>				9,20		V		
	15	15					14,20		V		
Output voltage	5	20		2,80		2,80	4,20	2,30	V		
HIGH	10	20	V <sub>OH</sub>	8,10		8,10	9,20	7,60	V		
	15	20		13,10		13,10	14,20	12,60	V		
Output voltage	5	25					4,15		V		
HIGH	10	25	V <sub>OH</sub>				9,20		V		
	15	25					14,20		V		

### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C; input transition times  $\leq$  20 ns

	V <sub>DD</sub> V	TYPICAL FORMULA FOR P (μW)	
Dynamic power	5	1 000 $f_i + \sum (f_o C_L) \times V_{DD}^2$	where
dissipation per	10	4 000 $f_i + \sum (f_o C_L) \times V_{DD}^2$	$f_i = input freq. (MHz)$
package (P)	15	10 000 $f_i + \sum (f_o C_L) \times V_{DD}^2$	f <sub>o</sub> = output freq. (MHz)
			C <sub>L</sub> = load capacitance (pF)
			$\sum (f_0C_L) = \text{sum of outputs}$
			V <sub>DD</sub> = supply voltage (V)

# BCD to 7-segment latch/decoder/driver

HEF4511B MSI

### **AC CHARACTERISTICS**


 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

	V <sub>DD</sub>	SYMBOL	MIN.	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays							
$D_n \rightarrow O_n$	5			155	310	ns	128 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		60	120	ns	49 ns + (0,23 ns/pF) C <sub>L</sub>
	15			40	80	ns	32 ns + (0,16 ns/pF) C <sub>L</sub>
	5			135	270	ns	108 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		55	110	ns	44 ns + (0,23 ns/pF) C <sub>L</sub>
	15			40	80	ns	32 ns + (0,16 ns/pF) C <sub>L</sub>
$\overline{EL}  o O_n$	5			160	320	ns	133 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		60	120	ns	49 ns + (0,23 ns/pF) C <sub>L</sub>
	15			45	90	ns	37 ns + (0,16 ns/pF) C <sub>L</sub>
	5			160	320	ns	133 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		70	140	ns	59 ns + (0,23 ns/pF) C <sub>L</sub>
	15			50	100	ns	42 ns + (0,16 ns/pF) C <sub>L</sub>
$\overline{BI} \to O_n$	5			120	240	ns	93 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		50	100	ns	39 ns + (0,23 ns/pF) C <sub>L</sub>
	15			35	70	ns	27 ns + (0,16 ns/pF) C <sub>L</sub>
$\overline{BI} \to O_n$	5			105	210	ns	78 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
	15			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
$\overline{LT} \rightarrow O_n$	5			80	160	ns	52 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		30	60	ns	19 ns + (0,23 ns/pF) C <sub>L</sub>
	15			20	40	ns	12 ns + (0,16 ns/pF) C <sub>L</sub>
	5			60	120	ns	33 ns + (0,55 ns/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>PLH</sub>		30	60	ns	19 ns + (0,23 ns/pF) C <sub>L</sub>
	15			25	50	ns	17 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times	5			60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>THL</sub>		30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
	5			25	50	ns	20 ns + (1,0 na/pF) C <sub>L</sub>
LOW to HIGH	10	t <sub>TLH</sub>		16	32	ns	13 ns + (0,06 ns/pF) C <sub>L</sub>
	15			13	26	ns	10 ns + (0,06 ns/pF) C <sub>L</sub>

# BCD to 7-segment latch/decoder/driver

HEF4511B MSI

	V <sub>DD</sub>	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum EL	5		80	40	ns	
pulse width; LOW	10	t <sub>WELL</sub>	40	20	ns	
	15		35	17	ns	
Set-up time	5		50	25	ns	
$D_n \rightarrow \overline{EL}$	10	t <sub>su</sub>	25	12	ns	see also waveforms Fig.8
	15		20	9	ns	1 19.0
Hold-time	5		60	30	ns	
$D_n \rightarrow \overline{EL}$	10	t <sub>hold</sub>	30	15	ns	
	15		25	12	ns	




# BCD to 7-segment latch/decoder/driver


HEF4511B MSI

### **APPLICATION INFORMATION**

Some examples of applications for the HEF4511B are:


- Driving LED displays.
- Driving incandescent displays.
- Driving fluorescent displays.
- Driving LCD displays.
- Driving gas discharge displays.








# BCD to 7-segment latch/decoder/driver

# HEF4511B MSI









recommended for life of LCD readouts.