

## DECODER

- A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to the input number.
- In other words, a decoder circuit looks at its inputs, determines which binary number is present there, and activates the one output that corresponds to that number ; all other outputs remain inactive




IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES





In its general form, a decoder has  $N$  input lines to handle  $N$  bits and form one to  $2^N$  output lines to indicate the presence of one or more  $N$ -bit combinations.

### The basic binary function

- An AND gate can be used as the basic decoding element because it produces a HIGH output only when all inputs are HIGH




IIT KHARAGPUR




NPTEL ONLINE  
CERTIFICATION COURSES



Decoding logic for the binary code 1001 with an active-HIGH output.



(a)



(b)




IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES



## General decoder diagram



# There are  $2^N$  possible input combinations, from  $A_0$  to  $A_{N-1}$ .  
For each of these input combinations only one of the  $M$  outputs will be active *HIGH* (1), all the other outputs are *LOW* (0).




IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES



## 2-to-4-Line Decoder (with Enable input)-Active LOW output (1)...



(a) Logic diagram

$E$	$A$	$B$	$D_0$	$D_1$	$D_2$	$D_3$
1	$X$	$X$	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table




IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES






## 2-to-4-Line Decoder (with Enable input)-Active LOW output (2)

- The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0.
- Only one output can be equal to 0 at any given time, all other outputs are equal to 1.
- The output whose value is equal to 0 represents the minterm selected by inputs A and B
- The circuit is disabled when E is equal to 1.





## 2-to-4-Line Decoder (with Enable input)-Active LOW output (1)...




(a) Logic diagram

<i>E</i>	<i>A</i>	<i>B</i>	<i>D</i> <sub>0</sub>	<i>D</i> <sub>1</sub>	<i>D</i> <sub>2</sub>	<i>D</i> <sub>3</sub>
1	<i>X</i>	<i>X</i>	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(b) Truth table



### 3-8 line decoder (active-HIGH)



C	B	A	$O_7$	$O_6$	$O_5$	$O_4$	$O_3$	$O_2$	$O_1$	$O_0$
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	1	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES






- 
- This decoder can be referred to in several ways. It can be called a **3-line-to- 8-line decoder**, because it has three input lines and eight output lines.
  - It could also be called a binary-octal decoder or converters because it takes a three bit binary input code and activates the one of the eight outputs corresponding to that code. It is also referred to as a **1-of-8 decoder**, because only 1 of the 8 outputs is activated at one time.



## Logic diagram of 74138 (Example of a 3-Bit Decoder)



Truth table of 74138 (Example of a 3– 8 Bit Decoder)  
active-LOW

Inputs						Outputs							
Enables			$2^2$	$2^1$	$2^0$	Active-LOW							
$E_3$	$\bar{E}_1$	$\bar{E}_2$	$A_2$	$A_1$	$A_0$	$\bar{O}_7$	$\bar{O}_6$	$\bar{O}_5$	$\bar{O}_4$	$\bar{O}_3$	$\bar{O}_2$	$\bar{O}_1$	$\bar{O}_0$
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H	L
H	L	L	L	L	H	H	H	H	H	H	H	L	H
H	L	L	L	H	L	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	L	H	H	H
H	L	L	H	L	L	H	H	H	L	H	H	H	H
H	L	L	H	L	H	H	H	L	H	H	H	H	H
H	L	L	H	H	L	H	L	H	H	H	H	H	H
H	L	L	H	H	H	L	H	H	H	H	H	H	H




### 74138 (Example of a 3– 8 Bit Decoder)

- There is an enable function on this device, a *LOW* level on each input  $E'_1$ , and  $E'_2$ , and a *HIGH* level on input  $E_3$ , is required in order to make the enable gate output *HIGH*.
- The enable is connected to an input of each NAND gate in the decoder, so it must be *HIGH* for the NAND gate to be enabled.
- If the enable gate is not activated then all eight decoder outputs will be *HIGH* regardless of the states of the three input variables  $A_0$ ,  $A_1$ , and  $A_2$ .



## Example of a 5 to 32 Bit Decoder



IIT KHARAGPUR




NPTEL ONLINE  
CERTIFICATION COURSES





## Example of a 5 to 32 Bit Decoder



IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES



### 4-line-to-16 line Decoder constructed with two 3-line-to-8 line decoders (2)

- When  $w=0$ , the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0's, and the top eight outputs generate min-terms 0000 to 0111.
- When  $w=1$ , the enable conditions are reversed. The bottom decoder outputs generate min-terms 1000 to 1111, while the outputs of the top decoder are all 0's.



IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES






# Combinational logic implementation

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$



IIT KHARAGPUR



NPTEL ONLINE  
CERTIFICATION COURSES

