

615122

Computer Arithmetic

Topics to be covered:

Introduction

Addition and Subtraction

Multiplication Algorithm

Division Algorithm

Floating point Arithmetic Operations

Addition:

Add magnitudes

Subtract

magnitudes

$$(+A) + (+B)$$

$$A > B \quad A < B \quad A = B$$

$$(+A) + (-B)$$

$$+ (A-B) \quad -(B-A) \quad + (A-B)$$

$$(-A) + (+B)$$

$$- (A-B) \quad + (B-A) \quad + (A-B)$$

$$(-A) + (-B)$$

$$+ (A+B)$$

Subtraction:

$$(+A) - (+B)$$

$$+ (A-B) \quad -(B-A) \quad + (A-B)$$

$$(+A) - (-B)$$

$$+ (A+B)$$


$$(-A) - (+B)$$

$$- (A+B)$$

$$(-A) - (-B)$$

$$- (A-B) \quad + (B-A) \quad + (A-B)$$

Hardware algorithm:



$$\begin{array}{r}
 A_S \quad A \quad B_S \quad B \quad A=7 \\
 0 \quad 111 \quad 0 \quad 011 \\
 \hline
 011 \\
 \boxed{1} \quad 010
 \end{array}$$

$E = 1$

* Introduction

- ⇒ Arithmetic instructions in digital computers manipulate data to produce results necessary for the solutions of computational problems. These instructions perform arithmetic calculations and are responsible for the bulk of activity involved in processing data in computer.
- ⇒ Four basic Arithmetic operations
 - Addition, Subtraction, Multiplication and division
- ⇒ An Arithmetic Processor is the part of a processor unit that executes Arithmetic operations.
- ⇒ An arithmetic instruction may specify binary or decimal data, and in each case the data may be fixed or floating point form.
- ⇒ -ve numbers may be in Signed magnitude or Signed complement representation.
- ⇒ Fixed point no.s may represent integers or fractions

Algorithm: The solution to any problem that is stated by a finite no. of well-defined procedural steps is called an algorithm.

* Addition & Subtraction:

It is represented in Signed magnitude and again data represented in Signed -2's compliment

The representation for -ve numbers refers to the representation of no.s in the register before and after the execution of the arithmetic operations

Hardware implementation

- ⇒ To implement the two arithmetic operations with hardware, it is first necessary that the two no.s be stored in registers.
- * Let A and B are two registers that hold the magnitude of no.s and, As and Bs be two flipflops that hold the corresponding signs.
- * The results of the operation may be transferred to a third register, however, a saving achieved if the result is transferred into A and As thus A and As together form an accumulator register.
- ⇒ Consider now the H/W implementation of the algorithms above.
- * First, a parallel adder is needed to perform the micro operation $A+B$.
- * Second, a comparator circuit is needed to establish if $A > B$, $A=B$, or $A < B$.
- * Third, two parallel subtractor circuits are needed to perform the micro operation $A-B$ & $B-A$.
- * The sign relationship can be determined from an exclusive-OR gate with As and Bs as inputs.

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1011 \end{array}$$

$$0101 \quad 0$$

$$1100 \quad 1$$

$$0100 \quad 0$$

$$1100 \quad 0$$

$$1100 \quad 0$$

$$1100 \rightarrow A$$

$$0 \rightarrow A$$

$$1100 \quad 1$$

$$001 \quad 1$$

$$1000 \quad 1$$

$$0 \rightarrow A$$


$$1100 \quad 1$$

$$0 \rightarrow A$$

$$1100 \quad 1$$

Signed magnitude Addition and Subtraction:

Hardware required for Signed magnitude addition and subtraction:



A_S and B_S are used to store Signed bits.

$$A - B = A + \bar{B} + 1$$

The output carry is transferred to flip-flop E .
 The complementor consists of exclusive-OR gates and the parallel adder consists of full adder circuits.

Examples:

$$\begin{array}{r}
 \text{Addition} \\
 \begin{array}{r}
 A = 7, B = 3 \\
 \begin{array}{r}
 A_S: 0 \quad 0111 \\
 B_S: 0 \quad 0011 \\
 \hline
 \end{array}
 \end{array}
 \end{array}
 \quad
 \begin{array}{r}
 A_S \oplus B_S = 00 - 0110 \\
 EA = A + B \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 A_S \quad A \\
 0 \quad 1010
 \end{array}$$

$$2. A = -7, B = 6$$

$$\begin{array}{r}
 \begin{array}{r}
 A_S \quad 0111 \\
 B_S \quad 0110 \\
 \hline
 \end{array}
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 0011 \\
 \hline
 1000
 \end{array}
 \quad
 \begin{array}{l}
 A_S \oplus B_S = 1 \oplus 0 = 1 \\
 EA \leftarrow A + \bar{B} + 1 \\
 AVF \leftarrow 0
 \end{array}$$

$$E = 1 \Rightarrow Y$$

$$A \neq 0$$

$$1000 = -1$$

$$g. A = -7, B = 7$$

$$AS \ 1 \quad 0111 \ A$$

$$BS \ 0 \quad 0111 \ B$$

$$\begin{array}{r} 0111 \\ 1000 \\ \hline 10000 \end{array}$$

$$E=1 \Rightarrow Y$$

$$A=0$$

$$AS \leftarrow 0$$

$$AVF \leftarrow 0$$

$$(in case) AS \oplus BS = 1 \oplus 0 = 1$$

$$EA \leftarrow A + \bar{B} + 1$$

$$11101$$

$$X \ 11101$$

$$X \ X00000$$

$$X \ X00000$$

$$X \ X \ X \ 11101$$

$$\begin{array}{r} 1000 \\ 110 \\ \hline 0110 \end{array}$$

$$E=1 \Rightarrow Y$$

$$A \neq 0$$

$$End$$

Signed
bit ↑
 $001110 = 6$

5. $A = 9, B = 4$ Subtraction

$$AS \ 0 \quad 1001$$

$$BS \ 0 \quad 0100$$

$$EA \leftarrow A + \bar{B} + 1$$

$$AVF \leftarrow 0$$

$$\begin{array}{r} 1001 \\ 1010 \\ \hline 0101 \end{array}$$

$$E=1 \Rightarrow Y$$

$$A \neq 0$$


$$0 \quad 0101 = 5$$

Signed Magnitude multiplication:

$$\begin{array}{r}
 10111 \xrightarrow{\text{B (multiplicand)}} \\
 \times 10011 \xrightarrow{\text{Q (multiplier)}} \\
 \hline
 10111 \quad 0 \rightarrow V_A \\
 10111 \times \\
 00000X \\
 00000XX \\
 10111XXXX \\
 \hline
 110110101 \quad \text{Product}
 \end{array}$$

$$\begin{array}{r}
 1110 \quad 1 \rightarrow S \\
 0001 \\
 \hline
 0000 \quad 1
 \end{array}$$

Addition and subtraction with signed 2's complement:
Hardware for Signed -2's complement addition & subtraction:




The left most bit in AC and BR represents the sign of the numbers.

The overflow flipflop, V is set to 1 if there is an overflow.
The output carry in this case is discarded.

$$\begin{array}{r}
 1001 \\
 0101 \\
 \hline
 1010 \quad 1 \\
 0 \rightarrow V_A
 \end{array}$$

$$2 = 1010 \quad 0$$


Algorithm for adding & Subtracting no.s in Signed-2's complement representation:-



The sum is obtained by adding the contents of AC and BR (including their sign bits)

The overflow bit v is set to 1 if the one-OR of the last two carries is 1, and it is cleared to zero otherwise.

Hardware for multiply operation:-




The shift will be denoted by the statement `Shr EAQ to` designate the right shift depicted.

The least significant bit of A is shifted into the most significant position of Q

Hardware algorithm: 3-on processor: a parallel multiplier

Flowchart for multiply operation:



Multiplicand B = 10111

Multiplier in Q

$Q_n = 1$; EA $\leftarrow A+B$;

Shr EAQ; SC $\leftarrow SC-1$;

$Q_n = 1$; EA $\leftarrow A+B$;

Shr EAQ; SC $\leftarrow SC-1$;

$Q_n = 0$; Shr EAQ; SC $\leftarrow SC-1$

$Q_n = 0$; Shr EAQ; SC $\leftarrow SC-1$

$Q_n = 1$; EA $\leftarrow A+B$;

Shr EAQ; SC $\leftarrow SC-1$

E	A	Q	SC
0	00000	10011	101
0	<u>10111</u>	10111	100
0	<u>10111</u>	11011	discarded
0	01011		

	10111		
	<u>1111</u>		
1	00010	11001	
0	10001	01100	
0	01000	10110	
0	00100	01011	

0	10111		
0	<u>11011</u>	01011	
0	01101	10101	000

Example:

Two's complement Addition & Subtraction:

1. $A=7, B=4$

$$AC = 7 - 00111$$

$$BR = 4 - 00100$$

$$\begin{array}{r} AC \\ + BR \\ \hline AC+BR \end{array} \quad (+11)$$

2. $A=-3, B=5$

$$AC = -3 = 1101$$

$$BR = 5 = 0101$$

$$\begin{array}{r} AC \\ + BR \\ \hline AC+BR \end{array} \quad [0] \quad 0010 \text{ (a)}$$

$V=1$ discarded

3. $A=8, B=-7$

$$AC = 8 - 01000$$

$$BR = 7 - 11001$$

$$AC+BR = [1] \quad 00001 \quad (+1)$$

4. $A=-7, B=-6$

$$AC = -7 = 11001$$

$$BR = -6 = 11010$$

$$AC+BR = \begin{array}{r} 11001 \\ 11010 \\ \hline 11001 \end{array} \quad (-13)$$

MSB(-ve)

2's of -13: 01101(13)

$$\begin{array}{r} 000 \\ 10101 \\ 10110 \\ \hline 0 \end{array}$$

5. $AC = 7$, $BR = 4$

AC: 00111

BR: 00100

$$AC \leftarrow AC + \overline{BR} + 1$$

$$\begin{array}{r} 00111 \\ 11011 \\ \hline \boxed{00011} (+3) \end{array}$$

6. $AC = -3$, $BR = 5$

AC: 1101

BR: 0101

$$AC \leftarrow AC + \overline{BR} + 1$$

$$\begin{array}{r} 01101 \\ 11010 \\ \hline \boxed{01000} \end{array}$$

$$\begin{array}{r} 1101 \\ 1010 \\ \hline \boxed{1000} (-8) \end{array}$$

$$\begin{array}{r} 1'8: 0111 \\ 2'8: 1000 (8) \end{array}$$

7. $AC = 8$, $BR = -7$

AC: 01000

BR: 11001

$$AC \leftarrow AC + \overline{BR} + 1$$

$$\begin{array}{r} 01000 \\ 00110 \\ \hline \boxed{01111} (+15) \end{array}$$

8. $AC = -7$, $BR = -6$

AC: 11001

BR: 11010

$$AC \leftarrow AC + \overline{BR} + 1$$

$$\begin{array}{r} 11001 \\ 00101 \\ \hline \boxed{11111} (-1) \end{array}$$

$$1'8: 00000$$

$$2'8: 00001 (+1)$$

Signed magnitude multiplication:

PAGE 109

Handcore:

$$\text{Ex: } (+4) \times (+3)$$

B=4 Multiplicand

Q=3 Multiplier

B_n 0 0100B

Q_n 0 0011Q

Q_n=1

EA ← A+B

$$\begin{array}{r} 0000 \\ (+) 0100 \\ \hline 0100 \end{array}$$

E: carry

Shri EAQ, SC ← SC-1

EA ← A+B 0010

$$\begin{array}{r} 0100 \\ \hline 0110 \end{array}$$

Shri EAQ 0101 BR

SC ← SC-1

$$* (-5) \times (+2)$$

B=-5 1 0101

B=2 0 0010

Q_n=0 Shri EAQ SC ← SC-1

Q_n=1 EA ← A+B

0000

0101

$$\begin{array}{r} 0101 \\ \hline 0101 \end{array}$$

Shri EAQ SC ← SC-1

E	A	Q	Sc
0	0000	0011	4
0	0100	0011	3
0	0010	0001	2
0	0110	0001	2
0	0011	0000	1
0	0001	1000	0
0	0000	1100	0

Ans: 0 0000 1100 (+12)

E	A	Q	Sc
0	0000	0010	4
0	0000	0001	3
0	0101	0001	2
	0010	1000	
0	0001	0100	1
0	0000	1010	0


Ans: -10000 1010 (-10)

$Q_n = 0$


Shr EAQ

$SC \leftarrow SC - 1$

Two's complement Multiplication (Booth's Algorithm)



Flowchart:



Ex: (+5) x (+5)

BR = 5 Multiplicand

QR = 5 Multiplier

BR = 0101

QR = 0101

$$\overline{BR} + 1 = 1010$$

$$\begin{array}{r} \\ 1 \\ \hline 1011 \end{array}$$

$$AC + \overline{BR} + 1 = 0000$$

$$\begin{array}{r} 1011 \\ \hline 1011 \end{array}$$

1. $Q_n Q_{n+1} = 10$

$$AC \leftarrow AC + \overline{BR} + 1$$

2. $Q_n Q_{n+1} = 01$

$$AC \leftarrow AC + BR$$

$$\begin{array}{r} 1101 \\ 0101 \\ \hline 0010 \end{array}$$

3. $Q_n Q_{n+1} = 10$

$$\begin{array}{r} 0001 \\ 1011 \\ \hline 1100 \end{array}$$

4. $Q_n Q_{n+1} = 01$

$$AC \leftarrow AC + BR \quad 1110$$

$$\begin{array}{r} 0101 \\ \hline 0011 \end{array}$$

AC	QR	Q_{n+1}	Sc
0000	0101	0	4
\oplus_n			
1011	0101	0	3
1101	1010	1	
0001	0101	0	2
1100	0101	0	
11010	0010	1	1
0011	0010	1	
0001	1001	0	0

Ans: 0001 1001 (+25)

Ex2: $(-9) \times (-13)$

~~$$\begin{array}{r}
 -9 \\
 -13 \\
 \hline
 117
 \end{array}
 \quad
 \begin{array}{r}
 01001 \\
 01101 \\
 \hline
 111
 \end{array}
 \quad
 \begin{array}{r}
 10111 \\
 10111x \\
 \hline
 10111
 \end{array}$$~~
~~$$\begin{array}{r}
 10111x \\
 10111xx \\
 \hline
 10111xxx
 \end{array}
 \quad
 \begin{array}{r}
 00000xx \\
 10111xxx \\
 \hline
 110110101
 \end{array}$$~~
~~$$\begin{array}{r}
 256 \\
 128 \\
 32 \\
 16 \\
 4 \\
 \hline
 437
 \end{array}$$~~

↓
2's complement

8bit

$$\begin{array}{r}
 -9 = 01001 \\
 -13 = 01101
 \end{array}
 \quad
 \begin{array}{r}
 -10010 \\
 -10010
 \end{array}
 \quad
 \begin{array}{r}
 11110111 \\
 11110011x \\
 \hline
 11110111
 \end{array}$$

$\left\{ \begin{array}{l} 11 \\ 00 \end{array} \right.$ faster
 $\left\{ \begin{array}{l} 01 \\ 10 \end{array} \right.$ Add
 $\left\{ \begin{array}{l} 10 \\ 01 \end{array} \right.$ Sub

binary

$$\begin{array}{ll}
 0's & - 010 \\
 3's & - 11 \\
 4's & - 100 \\
 5's & - 101 \\
 6's & - 111
 \end{array}$$

$$\begin{array}{r}
 11110111 \\
 11110011x \\
 \hline
 11110111
 \end{array}
 \quad
 \begin{array}{r}
 00000000xx \\
 00000000xx \\
 \hline
 11110111xx \\
 11110111xx \\
 \hline
 11110111xxxx \\
 111011xx \\
 \hline
 01010
 \end{array}$$

↓
2's complement

$$\begin{array}{r}
 128 \\
 64 \\
 32 \\
 16 \\
 8 \\
 4 \\
 2 \\
 1
 \end{array}$$

$01110101 \Rightarrow 117$

Signed magnitude division:

~~110106~~
 1001) 01110 00000
 $\rightarrow \frac{1000}{0101} \downarrow 10$
~~10001~~
~~(-)~~ \downarrow \downarrow
~~0010100~~
~~10001~~
~~(-)~~ \downarrow \downarrow
~~000110~~


$$\begin{array}{r}
 11101 \\
 \times 11101 \\
 \hline
 11101 \\
 \times 11101 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 17) 448(26 \\
 \underline{-34} \\
 \hline
 108 \\
 \underline{-102} \\
 \hline
 6 \\
 \hline
 0-0=0 \\
 0-0=1 \\
 0-1=1 \text{ with } 1 \\
 1-1=0
 \end{array}$$

Divide overflow::


$$\begin{array}{r}
 0110) \overline{1001\ 0000} \\
 \underline{-10} \quad \downarrow \\
 \underline{\underline{0011\ 00}}
 \end{array}$$

Signed magnitude division:

Hardware:



Flowchart:



Ex:- $(+6) \div (+3)$

B=3 Divisor

Q=6 Dividend

B₅ 0 0011 B

Q₅ 0 0110 Q

$$Q_5 \leftarrow A_5 \oplus B_5 = 0 \oplus 0 = 0$$

$$Q_5 \leftarrow 0$$

$$B+1 = 1100$$

$$\begin{array}{r} \\ \hline 1 \\ \hline 1101 \end{array}$$

$$1. EA \leftarrow A + \overline{B} + 1$$

$$\begin{array}{r} 0000 \\ 1101 \\ \hline \overline{0}1101 \end{array}$$

$$E=0$$

$$EA \leftarrow A + B$$

$$\begin{array}{r} 1101 \\ 0011 \\ \hline \overline{1}0000 \end{array}$$

$$E=1$$

$$\text{Shl } EAQ$$

$$E=0$$

$$EA \leftarrow A + \overline{B} + 1 \quad 0000$$

$$\begin{array}{r} 1101 \\ \hline 1101 \end{array} \quad E=0$$

$$EA \leftarrow A + B \quad 1101$$

$$\begin{array}{r} 0011 \\ \hline \overline{1}0000 \end{array} \quad E=1$$

$$SC \leftarrow SC - 1$$

no remainder

E	A	Q	SC
0	0000	0110	4
0	1101	0110	
1	0000	0110	
0	0000	1100	
0	1101	1100	3
1	0000	1100	
0	0001	1000	2
0	1110	1000	
1	0001	1000	2
1	0001	1000	2
0	0011	0000	1-4-3
1	0000	0000	
0	0000	0001	1-4-3
0	0000	0010	Dividend
0	1101	0010	
1	0000	0010	0

$$\text{Remainder} = A = 0000 = 0$$

$$\text{quotient} = Q = 0010 = 2$$

2. Shl EAQ

$$E=0 \quad EA \leftarrow A+B+1 \quad 0001$$

$$\begin{array}{r} 1101 \\ -1110 \\ \hline \end{array}$$

$$E=0$$

$$EA \leftarrow A+B \quad 1110$$

$$\begin{array}{r} 0011 \\ -0001 \\ \hline 0000 \end{array}$$

$$SC \leftarrow SC-1$$

3. Shl EAQ

$$E=0 \quad EA \leftarrow A+B+1 \quad 0011$$

$$\begin{array}{r} 1101 \\ -1111 \\ \hline 0000 \end{array}$$

$$E=1$$

$$Q_n \leftarrow 1$$

$$SC \leftarrow SC-1$$

$$Q_A$$

$$Q_1$$

4. Shl EAQ

$$E=0 \quad EA \leftarrow A+B+1 \quad 0000$$

$$\begin{array}{r} 1101 \\ -1101 \\ \hline 0000 \end{array}$$

$$E=0$$

$$EA \leftarrow A+B \quad 1101$$

$$\begin{array}{r} 0011 \\ -0001 \\ \hline 0000 \end{array}$$

$$SC \leftarrow SC-1$$

$$Q_1$$


$$Q_A$$

$$25V$$

$$Q_M$$

$$Q_A \leftarrow 1 \quad Q_M \leftarrow 1$$

$$Q_B = 0$$



If MSB=1, then A<0

ϱ_0 : LSB



9/6/22

Floating point multiplication:


1. Check for 2's ones
2. Add the exponents
3. Multiply the Mantissas
4. Normalize the result

$$m \times 2^e (0.9) \times 2^f$$

Multiply operation



Multiply the mantissas



1 - Complement → Complement

(2E) → (0H)

(P1), 10010 → 9

(2F) 10100 → 11

11111111A.1

11011111H

11-A.0B

* Adder circuit

↓
Performs addition of
Exponents

29H, 0>A

0→09

HFA→A

11011

10100

00000 E

1-true → true

Q,A Jd2 .G

1+R+A → A

10000

11011

00111

29H, 0>A

0→09

H+A→A

00111

10100

10000 E

Example for unsigned binary division:

$$(+9) \div (+5)$$

$$Q: 01001 \quad (+9)$$

$$M: 00101 \quad (+5)$$

$$1. A - M = A + \bar{M} + 1$$

$$\bar{M} + 1: 11011$$

$$A \leftarrow A - M$$

$$00000$$

$$\begin{array}{r} 1101 \\ \hline 11011 \end{array}$$

$$A < 0 \text{ yes}$$

$$Q_0 \leftarrow 0$$

$$A \leftarrow A + M$$

$$11011$$

$$00101$$

$$\begin{array}{r} \hline 11011 \\ 00101 \\ \hline 11000 \end{array}$$

$$\text{Count} \leftarrow \text{Count} - 1$$

$$2. \text{ SHL } A, Q$$

$$A \leftarrow A + \bar{M} + 1$$

$$00001$$

$$\begin{array}{r} 11011 \\ \hline 11100 \end{array}$$

$$A < 0 \text{ yes}$$

$$Q_0 \leftarrow 0$$

$$A \leftarrow A + M$$

$$11100$$

$$00101$$

$$\begin{array}{r} \hline 11100 \\ 00101 \\ \hline 00001 \end{array}$$

$$\text{Count} \leftarrow \text{Count} - 1$$

A	Q	count
00000	01001	5
00000	10010	
11011	10010	
00000	10010	4
00000	00100	
11100	00100	
00001	00100	3
00010	01000	
11101	01000	
00010	01000	2
00100	10000	
11111	10000	
00100	10000	1
01001	00000	
00100	00000	
00100	00001	0

$$\text{Ans: } A: 00100(4)$$

$$Q: 00001(1)$$

3. Shl A, Q

$$A \leftarrow A + \bar{M} + 1$$

$$\begin{array}{r} 00010 \\ 11011 \\ \hline 11101 \end{array}$$

MSB=1 A<0 yes

$$Q_0 \leftarrow 0$$

$$A \leftarrow A + M$$

$$\begin{array}{r} 11101 \\ 00101 \\ \hline \underline{11} \\ \times 00010 \end{array}$$

$$\text{Count} \leftarrow \text{Count} - 1$$

4. Shl A, Q

$$A \leftarrow A + \bar{M} + 1$$

$$\begin{array}{r} 00100 \\ 11011 \\ \hline 11111 \end{array}$$

MSB=1 A<0 yes $Q_0 \leftarrow 0$

$$A \leftarrow A + M$$

$$\begin{array}{r} 11111 \\ 00101 \\ \hline \underline{11111} \\ 1100100 \end{array}$$

$$\text{Count} \leftarrow \text{Count} - 1$$

5. Shl A, Q

$$A \leftarrow A + \bar{M} + 1$$

$$\begin{array}{r} 01001 \\ 11011 \\ \hline \underline{111} \\ \times 00100 \end{array}$$

MSB=0 A<0 no $Q_0 \leftarrow 1$

$$\text{Count} \leftarrow \text{Count} - 1$$


10/6/22

Floating Point Division Algorithm:-

1. Check for zeroes
2. Initialize the registers
3. Align the Dividend
4. Subtract the Exponents
5. Divide the mantissas

$$\begin{aligned} AC &\rightarrow 0.236 \times 10^5 \rightarrow \text{Dividend} \\ BR &\rightarrow 0.12 \times 10^3 \rightarrow \text{Divisor} \end{aligned}$$

Flowchart:-



↓
Divide the mantissas

↓
End the divide operation
quotient will be in PR

7/6/22

Normalization:

The most significant bit mantissa shouldn't be zero

Overflow

↓

Add

↓

1.235×10^3

↓

Overflow

0.1235×10^4

↓

increase the exponent

Exponent

Underflow

↓
Sub

0.035×10^2

↓
underflow

↓

0.35×10^{-1}

decrease the exponent

0.1×10^{-2}

$0.1 \times 10^{-2} \rightarrow 98$

$0.1 \times 281882.0 \leftarrow 67A$

floating point addition or subtraction:

Steps:

- Check for zeros
- Assignment of mantissas
- Add or Subtract the mantissas
- Normalize the result

$$AC, BR \Rightarrow AC \leftarrow AC + BR$$

$$AC \leftarrow AC + \bar{BR} + 1$$

1. $AC = 0.000$

$BR = 0.000$

$AC \leftarrow 0$

2. $AC = 0.123$

$BR = 0.000$

$AC \leftarrow AC$

3. $AC = 0.000$

$BR = 0.123$

$AC \leftarrow BR$

$AC \leftarrow \bar{BR} + 1$
Add Sub

$$\text{Ex: } AC \leftarrow 0.538123 \times 10^3$$

$$BR \leftarrow 0.123000 \times 10^{-1}$$

addition of dividend.

$$1) 10^{-1}$$

Shift right operation,

$$AC \rightarrow 0.123000 \times 10^{-1}$$

$$BR \rightarrow 0.123000 \times 10^{-1}$$

Add $\rightarrow 0.253000 \times 10^{+1}$ → Exponent should not be
in floating point

$$\begin{array}{r} \text{Ex: } 0.532 \times 10^3 \\ + 0.712 \times 10^3 \\ \hline 1.244 \times 10^3 \end{array}$$

} normalization
process

$$\begin{array}{r} 0.1244 \times 10^4 \\ - 0.1244 \times 10^4 \\ \hline 0 \end{array}$$

wolfrace0

↓

bba

↓

01x28.1

↓

wolfrace0

↓

01x28.0

shl

$$AC \leftarrow 0.538123 \times 10^3$$

$$BR \leftarrow 0.000012 \times 10^3$$

$$\overbrace{\quad\quad\quad}^{\text{Add}} \quad Add \rightarrow 0.538135 \times 10^3$$

→ loss of bits will be less in 10^3
so we can consider 10^3

← Check for zeros

← Assiduation of numbers

← 722 numbers are mapped to bba

← numbers off range

$$RA + DA \rightarrow RA < 99.9$$

$$RA + DA \rightarrow CA$$

$$000.0 = CA.8$$

$$001.0 = CA.6$$

$$000.0 = CA.1$$

$$001.0 = 98$$

$$000.0 = 98$$

$$000.0 = 98$$

$$1111 \rightarrow RA$$

$$0111 \rightarrow DA$$


$$01 \rightarrow CA$$

$$000$$


$$bba$$

$$0 \rightarrow CA$$

Flowchart: Floating point Arithmetic Addition & Subtraction



Normalization



$$Ex: 1. (+2.75) + (+3.25)$$

$$AC = +2.75$$

$$BR = 3.25$$

$$BR: 11.01 \times 2^0$$

$$0.1101 \times 2^2$$

B b

1101

10

$$AC: 2.75 \quad 10.110 \times 2^0$$

$$0.10110 \times 2^2$$

B A

10110

b a

10

$$a=b$$

op Add

$$A_S \oplus B_S = 0 \oplus 0 = 0$$

$$EA \leftarrow A+B \quad 10110$$

$$\begin{array}{r} 1101 \\ \hline 10000 \end{array}$$

$$E=1 \quad \text{Sign A}$$

$$A \leftarrow E$$

$$a \leftarrow a+1 \quad a \leftarrow a+1 + 2+1 = 3$$

$$110000$$

$$0.110000 \times 2^3$$

$$\text{Ans: } 110.000 \times 2^0 \quad (4)$$

$$2. (+2.75) + (0)$$

$$AC: \text{Augend} - 2.75$$

$$BR: \text{Addend} - 0$$

$$10.110 \times 2^0 \quad (2.75)$$

$$0.10110 \times 2^2$$

A a

10110

10

B b

0 0

mantissa exponent

END.

$$3. (-22.25) - (+18.25)$$

$$AC = -22.25$$

$$BR = +18.25$$

$$10110.01 \times 2^0 \Rightarrow 0.1011001 \times 2^5$$

$$.25 \times 2 = 0.5$$

$$.5 \times 2 = 1.0$$

$$10010.01 \times 2^0 \Rightarrow 0.1001001 \times 2^5$$

$$.25 \times 2 = 0.5$$

$$.5 \times 2 = 1.0$$

$$A = 1011001, a=5$$

$$B = 1001001, b=5$$

$$A_6 \oplus B_5$$

$$1 \oplus 0 = 1$$

$$EA \leftarrow A + B$$

$$\begin{array}{r} 1011001 \\ 1001001 \\ \hline 10101010 \end{array}$$

$$E=1 \quad A = 0100010$$

Shift A

$$0010001$$

$$10100010 \quad A_1 \leftarrow E$$

$$10 \quad a=6$$

$$0.10100010 \times 2^6$$

$$10100010 \times 2^0$$



Restoring method:

The hardware method just described is called the restoring method.

Register organization:


There are 3 registers, BR, AC and QR. Each register is subdivided into two parts. The mantissa part has same upper case letters, the exponent part uses the corresponding lower case letters. A parallel adder adds the two mantissas and transfers the sum into A and the carry into E. A separate parallel adder is used for the exponents. Since the exponents are biased

Registers for floating-point arithmetic operations:




Parallel-adder

Parallel-adder
and 1001001
comparator
0101010 [E]



0100010 = A. AC=3



q 10001QR
3 -> 10 01000101

q = 0. 01

0.01000101 0
0.01000101

Example for floating point multiplication:

$$(+3.5) \times (+2.5)$$

$$BR = 3.5 = 11.10 \times 2^0 = 0.111 \times 2^2$$

$$QR = 2.5 = 10.10 \times 2^0 = 0.101 \times 2^2$$

$$B = 111 \quad a \leftarrow q$$

$$Q = 101 \quad a \leftarrow a+b = 2+2=4$$

E	A	Q	SC
0	000	101	3
0	111	101	
0	011	110	2
0	001	111	$11010 = A + 1$
1	000	111	
0	100	011	0

$$0.100011 \times 2^4$$

$$1000.11 \times 2^0$$

$$(8.75)$$

$$(20.875) \times (2.5) \times 2^0$$

$$Q_n = 1$$

$$EA \leftarrow A+B$$

$$000$$

$$\begin{array}{r} 000 \\ 111 - B \\ \hline 111 \end{array}$$

$$Sh \rightarrow EAQ$$

$$SC \leftarrow SC - 1$$

$$Q_n = 0$$

$$Sh \rightarrow EAQ$$

$$SC \leftarrow SC - 1$$

$$Q_n = 1 \quad EA \leftarrow A+B$$

$$001$$

$$\begin{array}{r} 001 \\ 111 - B \\ \hline 100 \end{array}$$

$$Sh \rightarrow EAQ$$

$$SC \leftarrow SC - 1$$

Example for floating point division:

$$\text{Ex: } (+6.5) \div (+3.25)$$

$$AC = 6.5$$

$$0 \quad 110.1 \times 2^0 = 0.1101 \times 2^3$$

$$BR = 3.25$$

$$0 \quad 11.01 \times 2^0 = 0.1101 \times 2^2$$

$$Q_5 = 0$$

$$\bar{B}+1 = 1101$$

$$\begin{array}{r} 0010 \\ + 1 \\ \hline 0011 \end{array}$$

$$E = 1 \quad A = 0000\otimes$$

$$A = A+B \Rightarrow A = 1101\otimes$$

$$\text{Shift} \rightarrow 01101\otimes \quad | \quad A = 01101$$

$$a = a+1 \Rightarrow a = 4$$

$$a = a+b+1$$

$$\begin{array}{r} 1-2 \\ 4-2 \\ \hline 2 \end{array}$$

$$\begin{array}{r} 2+1 \\ 1-2 \\ \hline 1 \end{array}$$

$$a = 2$$

$$b = 2$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 1 \end{array}$$

$$000 \quad 1$$

$$3A3 \rightarrow 1101$$

$$1-2 \rightarrow 2$$

$$\begin{array}{r} 1101\otimes \\ - 0011 \\ \hline 0000\otimes \end{array}$$

$$P \rightarrow 0 \quad 111-8$$

$$G \rightarrow 0 \quad 101=0$$

$$B \rightarrow 0 \quad 0$$

$$A \rightarrow 0 \quad 0$$

$$P \rightarrow 0 \quad 0$$

$$G \rightarrow 0 \quad 0$$

$$B \rightarrow 0 \quad 0$$

$$A \rightarrow 0 \quad 0$$

$$P \rightarrow 0 \quad 0$$

$$G \rightarrow 0 \quad 0$$

$$B \rightarrow 0 \quad 0$$

$$A \rightarrow 0 \quad 0$$

$$P \rightarrow 110001 \quad 0$$

$$G \rightarrow 11.0001$$

$$(3F.8)$$

E	A	Q	SC
0	01101	00000	5
0	10011	00000	
0	01101	00000	
0	11010	00000	
1	00000	00000	
1	00000	00001	4
0	00000	00010	
0	00110	00010	3
1	00000	00010	
0	000000	00100	
0	00110	00100	2
1	00000	00100	
0	00000	01000	
0	00110	01000	1
1	00000	01000	
0	00000	10000	
0	00110	10000	0
1	00000	10000	

BR1101

BR1101

01101

011

10011

10011

1101

01101

11010

0011

10000

0011

00110

00110

00110

1101

1101

00000

0011

00110

00110

1101

1101

00000

Remainder = 0

$$\text{Quotient} = 0.10000 \times 2^0$$

$$\Rightarrow 10.000 \times 2^0$$

= 2

00000

0011

00110

00110

1101

1101


00000

14/6/22

Instruction Set Architecture

- * An ISA is part of the abstract model of a computer that defines how the CPU is controlled by the software.
- * It is the part of Computer Architecture which is related to programming, instructions, registers, addressing modes etc.
- * Instruction set: It is a combination of instructions, that a processor executes.
- * Software co-design
 - compiler developer use ISA to develop compilers.
 - CPU designers design a CPU to implement the ISA.
- Some open source examples:
 - * MIPS 32, MIPS 64
 - * RISC-Y

Computer System: Layers of abstraction:-



Instruction types:

- * Arithmetic operations
 - Addition, subtraction, multiplication, division
- * Logic operations
 - AND, OR, NOT etc
- * Shift operations
 - Logical shift left and right, and arithmetic shift right, Others can be rotate shift with carry
- * Memory access
 - Transfer data b/w the memory and registers with CPU
- * Input/output access
 - Some ISA can have dedicated IO transfer instructions, others might use memory-mapped IO
- * Control Transfer
 - Branch Instructions
- * Floating-point operations
 - Arithmetic operations on floating point numbers
- * System control operations
 - System calls
 - Returns from Exceptions, instructions that read CPU state registers or write CPU control registers

Instruction Set Operations:

- All machines generally provide a full set of operations for the first three categories.
- All machines must provide instruction support for basic system functions.
- Floating point instructions are optional but are commonly provided.
- Decimal and String instructions are optional but are disappearing in recent ISAs. They can be easily emulated by sequences of simpler instructions.
- Graphic instructions are optional.

Control flow instructions:

- Four types are identifiable
- * conditional branches
 - * Jumps
 - * Procedure Calls
 - * procedure returns

Types of operations:

Machine instructions operate on data. The most important

general categories of data are

- * Addresses
- * Numbers
 - Integer fixed point
 - Floating point
 - Decimal
- * Characters
- * logical data

operand types:

- * Main task of instruction is calculations on operands of different type

operand type	bits	value range	C equivalent
Byte	8	-128 to +127	Signed char
unsigned byte	8	0 to 255	unsigned char
Half word	16	-32768 to +32767	Short int
unsigned half word	16	0 to 65535 -2147483648	unsigned short int
word	32	0 to +2147483647	int
unsigned word	32	0 to 4294967295	unsigned int
Single precision FP	32	IEEE 754: 1 sign, 8 exp, 23 mantissa	float
Double precision FP	64	IEEE 754: 1 sign, 11 exp, 52 mantissa	double

Instruction Set Architecture:

→ ISAs differ based on the internal storage in a processor. Accordingly, the ISA can be classified as follows based on where the operands are stored and whether they are named explicitly or implicitly.

- * Single accumulator organization
- * General register organization
- * Stack organization

x + y b60

y + z b60


x + y + z b60

etc etc

1. Single accumulator organization:-

- * It is one of the general purpose registers as the accumulator and uses it to necessarily store one of the operations
- * This indicates that one of the operands is implied to be in the accumulator and it is enough if the other operand is specified along with the instruction

Accumulator Architecture:-



Op1 bitfield

bitwidth
temporal
know before

know

bitwise comparison
not equal

97
not equal value

97

2. General Register organization:-

- * It specifies all the operands explicitly. Depending on whether the operands are available in memory or registers, It can be further classified as



1. Register-Register :- For storing operands, Such architectures are called

also 2. Load-Store architectures

3. Register-memory :- where one operand is in register and other one in memory

4. Memory - memory :- where all the operands are specified as memory operands

Register Register architecture:-




load r1, x

load r2, y

add r3, r1, r2


Store 2, r3




3. Stack organization::, where the operands are put into the stack and the operations are carried out on the top of the stack.
The operands are implicitly specified here

Stack Architecture:

Push x
push y
add
pop x



Instruction format (16-bit)(0-15)



1. 3 Address instructions (Direct Add 3 operands)

- 2. 2 " 4 (2)
- 3. 1 " 11 (1)
- 4. 0 " 11 (0)

5. RISC " used load & store instructions

1. 3 Address instructions

$$X = (A+B) * (C+D)$$

Add R₁, A, B $R_1 \leftarrow m[A] + m[B]$

Add R₂, C, D $R_2 \leftarrow m[C] + m[D]$

MUL X, R₁, R₂ $m[X] \leftarrow R_1 * R_2$

2. 2 Address instructions (mov)

MOV R₁, A $R_1 \leftarrow m[A]$

MOV R₂, B $R_2 \leftarrow m[B]$

Add R₁, R₂ $R_1 \leftarrow R_1 + R_2$

MOV R₃, C $R_3 \leftarrow m[C]$

MOV R₄, D $R_4 \leftarrow m[D]$

ADD R₃, R₄ $R_3 \leftarrow R_3 + R_4$

MUL R₁, R₃ $R_1 \leftarrow R_1 * R_3$

MOV X, R₁ $m[X] \leftarrow R_1$

16/622
22

3. 1 Address instructions

LOAD A $AC \leftarrow m[A]$

MOV B $AC \leftarrow AC + m[B]$

STORE T $m[T] \leftarrow AC$

LOAD C $AC \leftarrow m[C]$

ADD D $AC \leftarrow AC + m[D]$

MUL T $AC \leftarrow AC * m[T]$

STORE X $m[X] \leftarrow AC$

4. 2990 Address instructions

PUSH A $TOS \leftarrow A$

A
B

 PUSH B $TOS \leftarrow B$

B

 ADD $TOS \leftarrow A+B$

A+B

 PUSH C $TOS \leftarrow C$

C
D

 PUSH D $TOS \leftarrow D$

D
C

 ADD $TOS \leftarrow C+D$

C+D
A+B

 MUL $TOS \leftarrow (C+D) * (A+B)$
 $m(x) \leftarrow TOS$
 POP X

5. RISC - Instructions

LOAD R ₁ , A	$R_1 \leftarrow m(A)$
LOAD R ₂ , B	$R_2 \leftarrow m(B)$
ADD R ₁ , R ₂	$R_1 \leftarrow R_1 + R_2$
LOAD R ₃ , C	$R_3 \leftarrow m(C)$
LOAD R ₄ , D	$R_4 \leftarrow m(D)$
ADD R ₃ , R ₄	$R_3 \leftarrow R_3 + R_4$
MUL R ₁ , R ₃ : 0	$R_1 \leftarrow R_1 * R_3$
STORE X, R ₁	$m(x) \leftarrow R_1$

Stack organization: would have push & pop instructions which require an address field

- ⇒ It is a storage structure that stores information in such a way that the last item stored is the first item retrieved
- ⇒ It is based on the principle ~~top~~ LIFO (Last-in-first-out)

Computer Instructions


- * An instruction format or instruction code is a group of bits used to perform a particular operation on the data stored in computer
- * Processor fetches an instruction from memory and decodes the bits to execute the instruction
- * Different computers may have their own instruction set
- * Instruction code is divided into two parts namely opcode and address code
⇒ Operation code consisting group of bits to define an operation such as add, subtract, multiply etc.

Types of Instructions:

The basic computer has three 6-bit instruction code formats

1. Memory Reference Instructions
2. Register "
3. Input Output "

Memory Reference Instructions:



0-11 specifies address

Next 3 " opcode

$\oplus = 0$ direct address

$\oplus = 1$ Indirect address

Ans a) storage location to store information in memory
b) information stored in memory is lost if power goes off
c) it is a storage location for temporary data to be used in program
d) it is a storage location for permanent data to be used in program

(Ans)

Hexadecimal code

Symbol	$D=0$	$D=1$	Description
AND	0XXX	8XXX	AND memory word to AC
ADD	1XXX	9XXX	ADD u to AC
LDA	2XXX	AXXX	LOAD u u
STA	3XXX	BXXX	STORE content of in memory
BUN	4XXX	CXXX	Branch unconditionally
BSA	5XXX	DXXX	Branch and Save return address
IS2	6XXX	EXXX	increment and skip if zero

Register Reference Instructions:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Register operation

first 12 bits specify the register operation

Next 3 bits equals to 111 specify opcode

The last mode bit of the instruction is 0

\therefore left most bits are always 0111(7)

Symbol	Hexadecimal code	Description
CLA	7800	Clears AC
CLE	7400	Clears E
CMA	7200	complement AC
CME	7100	complement E
CLAR	7080	Circulate right AC and E
CLL	7040	Circulate left AC and E
INC	7020	Increment AC
SPA	7010	Skip next instruction if AC is +ve
SNA	7008	" " " " " " -ve
SZA	7004	" " " " " " 0
SZE	7002	" " " " " " E == 0
HLT	7001	Halt Computer

I/O Reference Instructions:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 I/O operation code I/O operations

First 12 bits (0-11) specifies I/O operation
 The next 3 bits equals to 111 specify opcode
 The last mode bit of the instruction is 1
 ∴ Left most 4 bits are always 1111 which is
 equals to Hexadecimal F

I/O Reference Instructions:

Symbol	Hexadecimal code	Description
INP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
	F100	Skip on output flag
SKO	F080	Interrupt
ION	F040	Interrupt off
IOF		(F) 1110 opcode see wid from F100


Description	Hexadecimal code	Code
CLEAR AC	000F	A1C
CLEAR C	00FF	C1E
CLEAR M	F000	A1D
CLEAR B	F100	C1F
CLEAR R	F200	A1B
SET AC	000F	31C
SET C	00FF	C1E
SET M	F000	A1D
SET B	F100	C1F
SET R	F200	A1B
LOOP	F00F	A1E
LOOPR	000F	31D
RET	100F	31H

17/6/22

Instruction cycle


- * Instruction is command which is given by user to the computer
- * A program residing in the memory unit of a computer consists of a sequence of instructions
- * These instructions are executed by the processor by going through a cycle for each instruction
- * The time required for the fetching and execution of one simple machine instruction is the "CPU cycle". It is also known as an instruction cycle

⇒ Each instruction is further divided into sequence of phases -




⇒ In a basic computer, each instruction cycle consists of the following phases

- * fetch instruction from memory
- * Decode the instruction
- * Read the effective address from memory
- * Execute the instruction




Fetch cycle:

- * In this phase the SC is initialized to zero
- * The address of first instruction from PC is loaded into register during the first clock cycle




Decode cycle:

- * The instruction is decoded by the instruction decoder of a processor
- * All the bits of the instruction under execution stored in IR are analyzed and decoded in third clock cycle




Execute cycle:

- * In the last phase, the processor execute the instruction
- * This involves setting the contents of the internal register AC to constant value 0



Writhe book
permanent



Fetch operation:

- * The circuit comprises of various registers, memory unit, I/O devices, control and timing unit ALU and a common bus
- * $AR \leftarrow PC$
- * $IR \leftarrow M[AR], PC \leftarrow$
- * The instruction read from memory is then placed in the instruction register.

Decode operation:

- * In decode operation processor decode the instruction which is fetched from memory
- 0-11 bits in the instruction format are stored in the address register.
- 12-14 bits are decoded
- 15 bit is D means direct or Indirect address

Execution operation:

There are three types of instruction:

- (i), Memory Reference (If $D=0 \& DR(15)=0$)
 - (ii), Register Reference (If $D=1 \& DR(15)=1$)
 - (iii), Register reference
- * If $D=0 \& DR(15)=0$ that means memory reference instruction is direct address instruction
- * If $D=0 \& DR(15)=1$ " indirect address instruction
- * $AR \leftarrow M[AR]$, AR holds the address part of the instruction
- * After the instruction is executed, SC is cleared to 0 and control returns to the fetch phase

Normal to bus A: first priority bus, second control bus, third control bus

Normal to bus B: first priority bus, second control bus, third control bus

Normal to bus C: first priority bus, second control bus, third control bus

Normal to bus D: first priority bus, second control bus, third control bus

Normal to bus E: first priority bus, second control bus, third control bus

Normal to bus F: first priority bus, second control bus, third control bus


Normal to bus G: first priority bus, second control bus, third control bus

Normal to bus H: first priority bus, second control bus, third control bus

1016102


Addressing modes

Prerequisites - Introduction to parts of CPU



- ALU: performs all arithmetic & logical micro operations
- FPU: performs operations on FP nos
- MU: stores the set of instructions
- CU: Supervises the sequence of micro ops.
- Registers: Temporary storage area, which holds the data during the execution of an instruction

Registers inside CPU:



* Addressing modes: The way in which the operand is taken from register or memory

MOV B, A → Operands

↓
operation

Instructions after the first few are concatenated into one line of code

One instruction is at R address position of a word

Types of Addressing modes:

1. Implied Addressing mode:

- * It is also called Inherent Addressing mode
- * The operand is implied by the instruction & is hidden/fixed inside the instruction

Examples:-

⇒ The instruction CMA (complement Accumulator) is an implied mode instruction

⇒ In a stack organized computer, zero address instructions are implied mode instructions
(∴ operands are always implied to be present on the top of the stack)

2. Stack Addressing mode:

The operand is contained at the top of the stack

Ex:- ADD

- ⇒ This instruction simply pops out two symbols contained at the top of the stack
- ⇒ The addition of those two operands is performed
- ⇒ The result so obtained after addition is pushed again at the top of the stack

3. Immediate Addressing mode:

- * The operand is specified within the instruction
- * Operand itself is provided in the instruction rather than its address


Ex:- Add 10 will increment the value stored in the accumulator by 10

Mov R #20 initializes register R to a constant value 20

4. Direct Addressing mode:

- * The address field of the instruction contains the effective address of the operand
- * Only one reference to memory is required to fetch the operand
- * It is also called as absolute addressing mode

Ex.: ADD X will increment the



by the value stored at memory location x

5. Register direct addressing mode:


- * The operand is contained in a register set
- * The address field of the instruction refers to a CPU register that contains the operand
- * No reference to memory is required to fetch the operand

Ex.: ADD R will increment the

value stored in the accumulator

by the content of register R

$$AC \leftarrow AC + [R]$$




Note: 1. This addressing mode is similar to direct addressing mode

2. The only difference is address field of the instruction refers to a CPU register instead of main memory

6. Register Indirect addressing mode

- * The address field of the instruction refers to a CPU register that contains the effective address of the operand
- * Only one reference to memory




Ex:- ADD R will increment the value stored in the accumulator by the content of memory location specified in register R

$$AC \leftarrow AC + [R]$$

Note:- * This addressing mode is similar to indirect addressing mode
* The only difference is address field of the instruction refers to a CPU register

* Relative Addressing mode:
Effective Address = content of Program Counter + displacement

* Effective Address = content of Program Counter + displacement




Note:- * PC always contains the address of the next instruction to be executed

* After fetching the address of the instruction, the value of PC immediately increases

* The value increases irrespective of whether the fetched instruction has completely executed or not


8. Indexed addressing mode:

- * Effective Address = Content of Index Register + Address part of the instruction



9. Base Register Addressing Mode:

- * Effective Address = Content of Base Register + Address part of the instruction




10. Auto Increment Addressing mode:

- * It is a special case of Register Indirect Addressing mode where
Effective Address of the Operand = Content of register

⇒ In this addressing mode

- * After accessing the operand, the content of the register is automatically incremented by step size 'd'
- * Step size 'd' depends on the size of operand accessed
- * Only one reference to memory is required to fetch the operand

Ex:



Assume operand size = 2 bytes

Here,

- * After fetching the operand 6B, the instruction register RAUTO will be automatically incremented by 2.
- * Then, updated value of RAUTO will be $3300 + 2 = 3302$.
- * At memory address 3302, the next operand will be found.

Note: In auto increment addressing mode

- * First, the operand value is fetched
- * Then, the instruction register RAUTO value is incremented by step size 'd'

II. AUTO-Decrement Addressing mode:

Effective address of the operand

= content of register - Step Size

⇒ In this addressing mode

content of register decremented by step size 'd'

After decrementing, the operand is read

⇒ Assume operand = 2 bytes
Here, first the instruction Register RAUTO will be decremented by 2

Then, updated value of RAUTO will be $3302 - 2 = 3300$

At memory address 3300, the operand will be found

21/06/22

Types of instructions:

1. Arithmetic instructions

Mnemonic	Description	Byte	Op code	Cycle
Add A,Rn	Adds the register to the AC	1	0000	1
Sub A,Rn	Subtracts the register from the AC with a borrow	1	0001	1
INC A	Increments the AC by 1	1	0010	1
DEC A	Decrements the AC by 1	1	0011	1
MUL AB	Multiplies A and B	1	0100	1
DIV AB	Divides A by B	1	0101	1
DA A	Decimal adjustment of AC according to BCD code	1	0110	1

* The first part of the instruction, called MNEMONIC refers to the operation an instruction performs (copy, addition, logic operation).

* The other part of the instruction called OPERAND is separated by MNEMONIC.

Q. Branch instructions:

1. Unconditional Jump instructions

upon their execution a jump to a new location from where the program continues Execution is executed

2. Conditional Jump instructions

a jump to a new program location is executed only if specified condition is met, otherwise program normally proceeds with the next instruction

3. Data Transfer instructions:

* Data transfer instructions move the content of one register to another

* The register the content of which is moved remains unchanged

* If they have the suffix "*" (MOVx), the data is exchanged

* If they have the suffix "A" (MOV A), the data is exchanged with external memory

4. Logic instructions:

* Logic instructions perform logic operations upon corresponding bits of two registers

* After execution, the result is stored in first operand

* Similar to logic instructions, bit oriented instructions

* Similar to logic instructions, bit oriented instructions performs logic operations

* The difference is that these are performed using single bits

23/6/22


RISC and CISC Architecture

1. What is RISC?

- * A reduced instruction set computer is a computer that only uses simple commands and executes within a single clock cycle as its name proposes, "Reduced instruction set".
- * Its architecture includes a set of instructions that are highly customized.
- * used to execute several difficult commands by merging them into simpler ones.
- * RISC processor needs a number of transistors to design and it reduces the instruction time for execution.

Ex: alpha, AVR, ARM, PIC, PA-RISC

RISC Architecture:



- * It is a CPU design plan based on simple orders & acts fast.
- * The instruction set of processor is simplified to reduce the execution time.
- * Each instruction of similar length. These are wound together to get compound task done in single operation.
- * Most commands are completed in one machine cycle.

Characteristics of RISC Processor:

- * Efficient pipeline architecture
 - * The no. of instructions are restricted
 - * Addressing modes are less
 - * It consists of a relatively few instructions (<50)
 - * " " mostly Register-to-Register operations
 - * Contains Hardwired control unit
 - * complexity is in the compiler
 - * very few instructions refer memory
 - * It consists of Multiple Register Set
 - * An avg. CPI is less than 1.5 in RISC Processor
- Advantages:
- * performance of this processor is good because of the easy & limited no. of instruction set
 - * Design making is cheaper
 - * The execution of instructions in RISC processor is high
 - * It is very simple, it can finish its task within a single clock cycle


Disadvantages:

- * The performance of a RISC processor depends on the code that is being executed
- * The processor spends much time waiting for first instruction result

What is CISC?

- * It was developed by the intel corporation and it is complex instruction Set computer
- * This processor includes a huge collection of simple to complex instructions

CISC Architecture



- * It is a CPU design based on single commands, which are skilled in executing multi-step operations
- * Single set of instructions is processed in several steps. Each instruction set has addition than 250 separate instructions
- * Maximum instructions are finished in two to ten machine cycle
- * Pipelining is not easily implemented

Ex: IBM 370/108

intel 80x86

VAX Computer

Characteristics of CISC:

- * CISC supports high-level languages for simple compilation
- * Variable length instruction format used by CISC

Architecture

- * large no. of instructions, typically from 100 to 250 instructions
- * A large variety of instructions; typically from 5 to 20 different addressing modes
- * Not pipelined or less pipelined
- * Complexity is in the Microprogram
- * An average CPI is between 2 & 15
- * Execution time is more
- * Instructions are larger than one word size
- * Single register set is used

Advantages:

- * Microprogramming is easy to implement
- * A single instruction can be executed by using different low-level tasks

Disadvantages:

- * The pipeline execution within the CISC will make it difficult to use
- * As compared to RISC, CISC processors are very slow while executing every instruction cycle on every program.

CISC

1. CISC architecture gives more importance to architecture
 2. complex instructions
 3. It access memory directly
 4. coding in CISC processor is simple
 5. It takes multiple times to execute
 6. Pipeline implementation is complex
 7. complexity lies in micro program

RISC

1. RISC architecture gives more importance to software
 2. Reduced instructions
 3. It requires registers
 4. Coding in RISC processor requires more no. of lines
 5. Single cycle
 6. Pipeline implementation is simple
 7. Complexity lies in computer

201622 Register Transfer Language and Micro operation


Register Transfer language

- * A specific notation used to specify the digital system
- * For any function of the computer, the register transfer language can be used to describe the (Sequence of) micro operations
- * Register transfer language
 - A symbolic language
 - A convenient tool for describing the internal organization of digital computers
 - can also be used to facilitate the design process of digital systems

Micro operations: It is defined as the operations on the data in registers

- * The functions built into registers are examples of micro-operations
 - Shift, load, clear, increment ... etc

Micro operations



Summary of typical Arithmetic micro-operations:-

- | | |
|---|---|
| $R_3 \leftarrow R_1 + R_2$ | Content of R1 plus R2 transferred to R3 |
| $R_3 \leftarrow R_1 - R_2$ | " " R1 minus R2 " |
| $R_2 \leftarrow R_2^{\wedge} 1$ | complement the contents of R2 |
| $R_2 \leftarrow R_2^{\wedge} - 1$ | 2's " |
| $R_3 \leftarrow R_1 + R_2^{\wedge} + 1$ | Subtraction |
| $R_1 \leftarrow R_1 + 1$ | Increment |
| $R_1 \leftarrow R_1 - 1$ | Decrement |

Arithmetic Circuit:


Hardware implementation of logic micro operation

Basic Symbols for Register Transfers:


Symbols	Description	Examples
Capital letters	Denotes a register	MAR, R ₂
& numerals		
parenthesis	Denotes a part of a register. Denotes transfer of information	R2(0-7), R2(16)
Arrow		
colon:	Denotes termination of control function	
comma,	Separates two micro operations	

BUS AND Memory transfer:-

- * Bus is a path (of a group of wires) over which information is transferred, from any of several sources to any of several destinations




Transfer from Bus to destination register:




Three-State Bus Buffers:

normal input A
control input c



Output $y = A$ if $c=1$
High-impedance if $c=0$



Bus Transfer in RTL:

- * Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either

R2 RI

OR

BUS RI, R2 BUS

- * In the former case the bus is implicit, but in the latter, it is explicitly indicated

Another word about - is what

Algorithm
(Step by step)

27/06/22

The 8085 Microprocessor Architecture

The 8085 and its buses:

- * The 8085 is an 8-bit general purpose microprocessor that can address 64k byte of memory
- * It has 40 pins and uses +5V for power. It can run at maximum frequency of 3MHz
- The pins on the chip can be grouped into 6 groups

* Address Bus



* Data bus

* Control and Status Signals

* Power Supply and Frequency

* Externally Initiated Signals

* Serial I/O Ports



Accumulator:

It is an 8-bit register used to perform arithmetic, logical, I/O & LOAD/STORE operations. It is connected to internal data bus & ALU.

Arithmetic and logic unit:
As the name suggests, it performs arithmetic and logical operation like Addition, Subtraction, AND, OR, etc on 8-bit data.

General purpose register:

- * There are 6 general purpose registers in 8085 processor, i.e., B, C, D, E, H & L. Each register can hold 8-bit data.
- * These registers can work in pair to hold 16-bit data and their pairing combination is like B-C, D-E & H-L.

Program counter:

It is a 16-bit register used to store the memory address location of the next instruction to be executed.

Stack pointer:

It is also a 16-bit register works like stack, which is always incremented / decremented by 2 during push & pop operations.

Temporary register:

It is an 8-bit register, which holds the temporary data of arithmetic and logical operations.

Flag register:


It is an 8-bit register having five 1-bit flip flops, which holds either 0 or 1 depending upon the result stored in the accumulator.

⇒ These are the set of 5 flip-flops

- * Sign(s)
- * zero(2)
- * Auxiliary carry(AC)
- * parity(P)
- * carry(c)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
S	2	AC	P	Cy			
10							
000							
011							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							
001							
110							
011							
100							
000							
111							
010							
101							

Microprocessor pin Diagram



Address/ Data bus: The address/data bus pins are from AD₀-AD₁₅. These signals are unidirectional where it sends signals only from the microprocessor to the peripheral devices.

Status & Control Signals: Based on the pin combination of I/O/M and SO, SI, the data bus status is decided.

ALE: It is Address Latch Enable Signal. The data bus moves into an active state when ALE = 1. The lower 8 bits are enabled during the initial T state of the machine cycle.

SO, S1: These are called Status Signals where the 4 combinations of these pins determine the operations of writing, reading, halt and fetching.

- * I/O/M SO SI Status of Data bus
- * ~~L H~~ L + H opcode fetch
- * L H L Memory read
- * I L H Memory write

- * H H L I/O read
- * H L H I/O write
- * H H H interrupt acknowledge
- * L L L Halt

clock frequency and power supply: The pins are described as

- * V_{CC} - Need a +5V power supply
- * V_{SS} pin for ground reference
- * CLK(OUT) - It is used as a clock signal to refer to other devices
- * X₁, X₂ - The frequency is divided b/w these two pins.
- * To execute the system at 3MHz, it should have a total frequency of 6MHz
- Serial I/O ports:

8085 performs serial transmission through SOD and SID signals. SID is the input data line while SOD is the output data line

Interrupts and peripheral Signals

To interrupt a program in 8085, it uses five signals and those are: INTA, RD, WR, INTR, and HOLD.



INTA which is an interrupt request signal, RD is the interrupt acknowledgement transmitted by the microprocessor after receiving the signal from INTR.

RST 7.5, RST 6.5, RST 5.5, TRAP

DMA Signals:

HOLD and HLDA are the DMA Signals

8086 Architecture



8086 16 bit flag register:

U	U	U	U	OF	DF	IF	TF	SF	2F	U	AF	U	PF	CF
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1, 0

carry flag: (CF)

Set by carry out of MSB

parity flag: (PF)

set if result has even parity

Auxiliary carry flag: (AF)

set by carry out of MSB for BCD

zero flag: (ZF)

Set if result is equal to zero

Sign flag: (SF)

MSB of result

Ring step trap flag: (TF)

If program is executed step by step it is set to 'one'

Interrupt enable flag: (IF)

If it sets to one, interrupts are enable

If it sets to zero, interrupts are disable

String direction flag: (DF)

It is based on direction of the String. Set if dir of str is

Forward-one, backward-zero

Overflow flag: (OF)

If any overflow is there then we set 'one' otherwise it

is 'zero'

$$1 \text{ kg} = 1024 \text{ bytes} = 2^{10}$$

$$1024 \text{ K} = 1 \text{ MB} = 2^{20}$$

$$1024 \text{ M} = 1 \text{ GB} = 2^{30}$$

$$1024 \text{ G} = 1 \text{ TB} = 2^{40}$$


$$64 \text{ K} = 64 \times 1024 = 65536$$

$$= FFFF (Hexa)$$

Size of address bus = 20 bits

Size of data bus = 16 bits.

8086 Architecture



(ES) Extra segment register: It holds base address of the extra segment [7000]

(CS) code segment register: It holds base address of code segment [348A]

(DS) Data Segment register: It holds base address of data segment [2000]

(SS) Stack Segment register: It holds base difference address of Stack Segment (5000)

(IP) Instruction pointer: Stores offsets of code segment [0-ffff]
CS: IP

348A: 12F B → (In Range(0, FFFF))

Offset

(contd) 7FFF

and 06 = End address to 2000

01 at = End offset to 2000

01 00 = 8001 = 100001
00 00 = 8001 = 100001
01 00 = 8001 = 100001
00 00 = 8001 = 100001

348 A 0 → hardwired zero

1 & F B

35 B 9 B → Effective address for CS segment pointer

SP → Stack pointer → holds offsets related to stack segment

to program most used by OS and handles who allocates memory from user programs

SS: SP

5000: F321

50000

F321

5F321

BP → Base pointer → holds offsets related to data segment or extra segment

DS: BP

ES: BP

Ex: 2000: FF32F → Not valid offset

DS: BP

SI → Source Index

DI → Destination Index

} for arrays

In 8086 architecture, memory is divided into four segments

* Data segment and extra segment are used to store user defined data

* Code segment is used to store programs

* Stack segment is used to store parameters, return address

- es, context related to programs etc

8086 Architecture is divided into two units

1. Bus interface unit (BIU)

2. Addressing Modes

Bus Interface Unit (BIU):

It interfaces with external bus to get data from memory or to write data into memory. It contains different Segment registers like extra Segment register, code segment register, data segment register, stack segment register and Instruction pointer [ES, CS, DS, SS, IP]. The instructions fetched from memory are placed in instruction stream byte queue from where it is given to control system. Control system decodes the instructions and gives necessary signals to A-bus in execution unit to perform operations, which are necessary flags in execution unit are set/reset based on the result of the recently executed instruction. User-defined variables are stored in operands

8086- Pin configurations:

GND: Larger current to the ground

AD14, AD0, ADIS: These lines are multiplexed lines

INTR: It's not user controlled, we can enable/disable

NMI: It's not user controlled, it's reach processor when

interrupts generate once

CLK: It's signal used for synchronization b/w Processor and all components

READY: active high pin (logic 1), used by the external peripheral

- ~~READY=0~~ READY=0 (ready for accept data)
- READY=1 (not ready for accept data)

8086 Pin diagram

GND	1	24	Vcc	0
AD14	2	39	AD15	0
AD13	3	38	A16/S3	0
AD12	4	37	A17/S4	0
AD11	5	36	A18/S5	0
AD10	6	35	A19/S6	0
AD9	7	34	BHE [S7]	1
AD8	8	33	MN/MX	1
AD7	9	32	RD	1
AD6	10	31	RQ / GTO (HOLD)	1
AD5	11	30	RQ / GTR (HCDA)	1
AD4	12	29	LOCK (WR)	1
AD3	13	28	S2 (M/T0)	1
AD2	14	27	S1 (DT/R)	1
AD1	15	26	S0 (DEN)	1
AD0	16	25	QS0 (ALE)	1
NMI	17	24	QS1 (INTA)	1
INTR	18	23	TEST	1
CLK	19	22	READY	1
GND	20	21	RESET	1

TEST: This pin is used along with wait instruction

QS1 & QS2: It gives the status of instructions queue

QS1 QS2 Meaning

0 0 No operation

0 0 first byte of opcode from queue

1 0 queue is cleared

1 1 next byte of opcode from queue

* S0, S1, S2: This indicates this type of operations carried out by the processor.

bit selection and update (work on 8086 - 32) PIA

Output union of 8 words (16 bit)

$S0^1$	SI^1	SA^1	Function
0	0	0	interrupts acknowledge
0	0	1	I/O read
0	1	0	I/O write
0	1	1	Halt (not doing anything)
0	1	1	opcode fetch
1	0	0	Memory read
1	0	1	Memory write
1 (Cache enable)	1	0	passive (ideal state)
1 (Cache enable)	1	1	

8086- Pin configuration:

- * $LOCK^1$: It's going for lock the System bus
 - $LOCK = 0$ → $\overline{L_2}$
 - $LOCK = 1$ → $02F$
- * $RP^1/GPI^1/R0^1/GPO^1$ (request/grant): In case of MAX mode if multiple processor are connect if the other processor wants to access the bus
 - MN/MX^1 : Selecting min mode /max mode
 - pin connected to Vcc/programmed to 1 → MIN MODE
 - pin connected to GROUND → MAX MODE
- * $BHE^1/S7$: bus high enable
 - It's representing some type of data processor accessing
 - $BHE AO$ INDICATION
 - 0 → upper data / from odd bank
 - 0 → 0 → whole word (64k)
 - 1 → lower data / from even bank
 - 1 → 1 → none
- * $A19/56 - A16/53$: address/status bus multiplexed
 - $S6$: always remains logic 0

- SS: indicate condition of FLAG bits

S4, S3: represent which segment is currently the processor
accessing

- S4, S3 Segment

- 0 0 ES

- 0 1 SS

- 1 0 CS

- 1 1 DS

RD¹: read signals is active low pin (logic = 0)

V_G: MAX voltage we can give at power is +5.0V

(Cap) → RD no nothing of next note.

→ 1 to address bit memory

$$P(X) \rightarrow Q$$

additional set of bit line write out off 100 μm

is equal to other one the size is very small

word registers as of banks of 8 bits

total no. of word registers depends on memory

size of bit line is 500 μm

size of bit line is 500 μm