

Execution of a complete instruction:

- * fetch information from memory to CPU
- * Store " to CPU register to memory
- * Transfer of data b/w CPU registers
- * Perform arithmetic or logic operation and store the result in CPU registers

To execute an instruction, processor has to perform following 3 steps

1. Fetch contents of memory - location pointed by PC.
this
contents of memory - location is an instruction to be executed
The instructions are loaded into IR, symbolically, this operation can be written as $IR \leftarrow [PC]$

2. Increment the contents of PC

$$PC \leftarrow [PC] + 4$$

3. Carry out the actions specified by the instruction

- * The first 2 steps are referred to as Fetch phase;
Step 3 is referred to as Execution phase
- * Hence The control- sequence is written as follows

1. pcout, MARin, Read, SelectY, Add, 2in


2. 2out, PCin, Yin, WMPC

3. MDRout, IRin

4. RS, MARin, Read

5. MDRinE, WMPC

6. MDRout, Rd, End



Ex: Add (R3), R1

1. PCout, MARin, Read, Selecty, Add2in

2. Zout, PCin, Yin, WMPC

3. MDRout, IRin

4. R3out, MARin, Read

5. R1out, Yin, WMPC

6. MDRout, Selecty, Add2in

7. Zout, Rlin, End

- * MDR has 2 inputs and 2 outputs. Data may be loaded into MDR either from memory-bus (external) or from processor-bus
 - * MAR's input is connected to internal-bus and MAR's output is connected to external-bus
 - * Instruction decoder & control-unit is responsible for issuing the signals that control the operation of all the units inside the processor, implementing the actions specified by instruction.
 - * Registers R₀ through R_{n-1} are provided for general purpose use by programmer
 - * Three registers Y, Z & TEMP are used by processor for temporary storage during execution of some instructions
 - * These are transparent to the programmer
 - * MUX selects either output of Y or constant-value 4 (is used to increment PC content)
 This is provided as input A of ALU
 B input of ALU is obtained directly from processor-bus
 - * As instruction execution progresses, data are transferred from one register to another, often passing through ALU to perform Arithmetic or logic operation
- \Rightarrow An instruction can be executed by performing one or more of the following operations
1. Transfer a word^{of} data from one processor-register to another or to the ALU
 2. Perform arithmetic or a logic operation and store the result in a processor-register
 3. Fetch the contents of a given memory-location and load them into a processor-register

4. Store a word of data from a processor

Register Transfer: In to which data undergoes modification and
instruction execution involves a sequence of steps in which

- * instruction, data are transferred from one register to another

* Input & output of register R_i is connected to bus via
switches controlled by 2 controlled Signals: R_{iin} & R_{iout}
These are called gating Signals

- * When $R_{iin} = 1$, data on bus is loaded into R_i . Similarly,
when $R_{iout} = 1$, content of R_i is placed on bus

- * When $R_{iout} = 0$, bus can be used for transferring data from
other registers

Performing an arithmetic or logic operation:

- * The ALU performs arithmetic operations on the 2 operands
applied to its A and B inputs

- * One of the operands is output of MUX & the other operand
is obtained directly from bus

- * The result is stored temporarily in register 2

Ex: $[R_3] \leftarrow [R_1] + [R_2]$

1. R_{1out}, Y_{in} // transfer the contents of R_1 to Y register

2. $R_{2out}, Select_Y, Add, Z_{in}$

// R_2 contents are transferred directly to B input of ALU

// The numbers of added. Sum stored in register 2

3. Z_{out}, R_3_{in} // Sum is transferred to register R_3

2. Move (Rs), Rd


- * This instruction copies the contents of memory-location pointed to by Rs into Rd. This is a memory read operation which requires the following actions:
 - fetch the instruction
 - fetch the operand (i.e. the contents of the memory-location pointed by Rs)

Microprogrammed control unit


- * The control unit is classified into two major categories
 - Hardwired control
 - Microprogrammed control
- * The hardwired control organization involves the control logic to be implemented with gates, flipflops, decoders, and other digital circuits.
- * In microprogrammed control, the micro-operations are performed by executing a microprogram consisting of micro-instructions.

Control Unit Implementation:

Hardwired:



Microprogrammed:



* control signals

Group of bits used to select paths in multiplexers, decoder

arithmetic logic units

* control variables

Binary variables specify microoperations

⇒ certain microoperations initiated while others idle

* control word

String of 1's and 0's represent control variables

* control memory

Memory contains control words

* Micro instructions

Control words stored in control memory

Specify control signals for execution of microoperations

* Microprogram

Sequence of microinstructions

→ Read-only memory (ROM)

Content of word in ROM at given address specifies micro

instruction

Each major computer instruction initiates series of micro

instructions (microprogram) in control memory


These microinstructions generate microoperation to


* fetch instruction from main memory

Evaluate effective address

* Execute operation specified by instruction

* Return control to fetch phase for next instruction





control memory:

- * Contains microprograms (set of micro instructions)
- * Micro instruction contains
 - * Bits initiate microoperations
 - * Bits determine address of next micro instruction

control Address register (CAR)

- * Specifies address of next micro instruction
- * The CMA^{register} specifies the address of micro-instruction
- * The control memory is assumed to be a ROM, within which all control information is permanently stored
- * The control register holds the microinstruction fetched from memory
- * The micro-instruction contains a control word that specifies that one or more micro-operations for the data processor
- * While the micro-operations are being executed, the next address is computed in the next address generator circuit and then transferred into the control address register to read the next micro instruction
- * The next address generator is often referred to as a micro-program sequencer, as it determines the address sequence that is read from control memory

Address sequencing:


- * Address sequencing capabilities required in CU

→ Incrementing CAR


→ unconditional or conditional branch, depending on status bit condition

→ Mapping from bits of instruction to address from control memory

→ facility for subroutine call and return



- * Next address generator (microprogram sequencer)
 - Determines address sequence for control memory
- * Microprogram Sequencer functions (Incrementer)
 - Increment CAR by one
 - Transfer external address into CAR
 - Load initial address into CAR to start control operations
 - Control data register (CDR) - or pipeline register
 - Holds microinstruction read from control memory
 - Allows execution of micro operations specified by control word simultaneously with generation of next micro-word
 - Control unit can operate without CDR



- * Routine
 - Group of micro instructions stored in control memory
- * Each computer instruction has its own microprogram routine to generate micro operations that execute the instruction

- * Subroutine
 - Sequence of micro instructions used by other routines to accomplish particular task

Ex: Subroutine to generate effective address of operand for memory reference instruction

- * Subroutine register (SBR)
 - Stores return address during subroutine call

- * Branching from one routine to another depends on status bit conditions
- * Status bits provide parameter info such as
 - carry-out of adder
 - sign bit of number
 - mode bits of instruction
- * Info in status bits can be tested and actions initiated based on their conditions: 1 or 0
- * Unconditional branch
- * Fix value of status bit to 1
- * Each computer instruction has its own microprogram routine stored in a given location of the control memory
- * Mapping

Transformation from instruction code bits to address in control memory where routine is located.

Ex: Mapping 4-bit operation code to 7-bit address
Op-codes of instructions


	Address	Memory
ADD 0000	0000000	ADD Routine
AND 0001	0000100	AND Routine
LDA 0010	0001000	LDA Routine

Mapping bits to $\boxed{xxxxx}00$


↳ $\boxed{xxxxx}00$ to $\boxed{0001000}$ to $\boxed{0001000}$ to $\boxed{0001000}$

(R92) Register windows

Used in word parallel architecture mostly




Computer instruction format:



Four computer instructions:

Symbol	opcode	Description
ADD	0000	$AC \leftarrow AC + M[EA]$
BRANCH	0001	if ($AC < 0$) then ($PC \leftarrow EA$)
STORE	0010	$M[EA] \leftarrow AC$
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$

Micro instruction format:



F1, F2, F3: Microoperation fields

CD: Condition for branching

BR: Branch field

AD: Address field

Microinstruction fields:

F1	Microoperation	Symbol
000	None	NOP
001	AC ← AC+DR	ADD
010	AC ← 0	CLRAC
011	AC ← AC+1	INCAC
100	AC ← DR	DRTAC
101	AC ← DR(0-10)	DRTAR
110	AC ← PC	PCTAR
111	M[AR] ← DR	WRITE

F2	Microoperation	Symbol
000	NONL	NOP
001	AC ← AC-DR	SUB
010	AC ← AC/DR	OR
011	AC ← AC\DR	AND
100	DR ← M[AR]	READ
101	DR ← AC	ACTDR
110	DR ← DR+1	INCDR
111	DR(0-10) ← PC	PC?DR

F3	Microoperation	Symbol
000	None	NOP
001	AC ← AC⊕DR	XOR
010	AC ← AC!	COM
011	AC ← SHLAC	SHL
100	AC ← SHRAC	SHR
101	PC ← PC+1	INCPC
110	PC ← AR	ARTPC
111	Reserved	

CD	condition	Symbol	Comments
00	Always=1	U	unconditional branch
01	DR(15)	I	Indirect Address bit
10	AC(15)	S	Sign bit of AC
11	AC=0	2	zero value in AC

BR	Symbol	Function
00	JMP	CAR \leftarrow AD if condition = 1
	PSEN	CAR \leftarrow CAR+1 if condition = 0
01	CALL	CAR \leftarrow AD, SBR \leftarrow CAR+1 if condition = 1 CAR \leftarrow CAR+1, if condition = 0
10	RET	CAR \leftarrow SBR (return from subroutine)
11	MAP	CAR(2-5) \leftarrow DAR(11-14), CAR(0,1,6)

Symbolic microinstruction:

* Sample format : Label: Micro-ops CD BR AD

- * Label may be empty or may specify symbolic address terminated with colon
- * Micro-ops consists of 1, 2 or 3 symbols separated by commas
- * CD one of { U, I, S, 2 }
 - U: Unconditional branch
 - I: Indirect address bit
 - S: Sign of AC
 - 2: zero value in AC
- * BR one of { JMP, CALL, RET, MAP }
- * AD one of { Symbolic address, NEXT, empty }

* Fetch routine

- Read instruction from memory
- Decode instruction and update PC

Microinstructions for fetch routine:

AR ← PC

DR ← M[AR], PC ← PC + 1

AR ← DR(0-10), CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0

Symbolic microprogram for fetch routine:

```
ORG 64
FETCH:    PCTAR      U   CAR → CAR
          READ, INCPC  U   CAR → CAR
          DRSTAR     U   CAR → CAR
          JMP      NEXT
          JMP      NEXT
          MAP
```

Binary microprogram for fetch routine:

Binary address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

Symbolic microprogram:

- * control memory: 128 20-bit words
- * FIRST 64 words: Routines for 16 machine instruction
- * Last 64 words: used for other purpose (e.g. fetch routine and other Subroutines)
- * Mapping: op-code xxxx into 0xXXXX00, first address for 16 routines area (0 0000 00), 4 (0 0001 00), 8, 12, 16, 20, ... , 60

Partial Symbolic Microprogram

Label	Microops	CD	BR	AD
APP:	ORG10	10 10 000 000 000	CALL	INDRCT
01000000	NOP	00 00 000 001 000	JMP	NEXT
00000010	READ	000 000 100 000 000	JMP	FETCH
00000011	ADD	000 000 000 1100000		
01100000	ORG14	000 000 000 0010000	JMP	OVER
00000011	BRANCH:	NOP 000 000 000 1010000	JMP	FETCH
11000011	NOP	00 000 000 000 000	CALL	INDRCT
COVER31	NOP	00 000 000 000 000	JMP	FETCH
11000011	ARTRPC	000 000 000 1110000	JMP	
01010000	STORE:	ORG18 000 101 000 1001000	CALL	INDRCT
00000001	NOP	000 000 111 000 000	JMP	NEXT
00000001	ACTDR	000 000 000 1101000	JMP	FETCH
11000001	WRITE	000 000 000 1101000	JMP	
00110000	EXCHANGE:	ORG12 000 000 1011000	CALL	INDRCT
00000000	NOP	00 000 101 000 0110000	JMP	NEXT
00000001	READ	000 111 000 1110000	JMP	NEXT
10000001	ACTDR, DRTAC	011 0000001	JMP	FETCH
01000001	WRITE	001 000 1000001	JMP	
00000000	ORG164	000 101 0100001		
00000001	FETCH:	PCTAR 000 000 U1100001	JMP	NEXT
00000000	READ, INCP	101 U0010001	JMP	NEXT
	DRTAR	U	JMP	
	READ	U	RET	NEXT
	DRTAR	U		
INDRCT				

Micro Routine	Address	Binary Micro instruction
	Decimal	Binary F1 F2 F3 CD BR AD
ADD	0	0000000 000 000 000 01 01 1000011
	1	0000001 000 100 000 00 00 0000010
	2	0000010 001 000 000 00 00 1000000
	3	0000011 000 000 000 00 100 1000000
BRANCH	4	0000100 000 000 000 110 00 0000110
	5	0000101 000 000 000 00 00 1000000
	6	0000110 000 000 000 00 101 01 1000011
	7	0000111 000 000 000 110 00 1000000
STORE	8	0001000 000 000 000 101 000 00 00001010
	9	0001001 000 101 000 000 00 1000000
	10	0001010 111 000 000 001 00 1000000
	11	0001011 000 000 000 00 00 1000000
EXCHANGE	12	0001100 000 000 000 000 01 01 1000011
	13	0001101 000 000 000 00 00 00001100
	14	0001110 100 101 000 00 00 0000111
	15	0001111 111 000 000 00 00 1000000
FETCH	64	1000000 110 000 000 00 00 1000001
	65	1000001 000 100 101 00 00 1000010
	66	1000010 101 000 000 00 11 0000000
	67	1000011 000 000 000 00 00 1000100
	68	1000100 101 000 000 00 10 0000000

TXNI

0


БАВИ

RET


0

БАВИ

ПРАВИ




Microprogram Sequencer:



14/7/22

Hardwired control unit

- * A hardwired control is a method of generating Control Signals with the help of Finite State Machines (FSM)
- * It's made in the form of a Sequential logic circuit by physically connecting components such as flipflops, gates, etc that result in the finished circuit. As a result, it's known as a hardwired controller
- * The control signals that are necessary for instruction execution control in the Hardwired control unit are generated by specially built hardware logical circuits, and we can't change the signal production mechanism without physically changing the circuit structure



- * It consists of two decoders, a sequence counter, and a number of control logic gates
- * An instruction read from memory is placed in the instruction register (IR) where it is decoded into three parts 1 bit, operation code, and bits 0 to 11
- * The operation code bit is decoded with 3×8 decoder producing 8 outputs D0 through D7
- * Bit 15 of the instruction is transferred to a flip-flop 1
- * And operand bits are applied to control logic gates
- * The 16 outputs of 4-bit SC are decoded into 16 timing signals T0 through T15

⇒ Designing of Hardwired control unit:

The following are some of the ways for constructing hardwired control logic that have been proposed

- * Sequence counter method
- * Delay Element method
- * State Table method.

Working of a Hardwired control unit:

- * The basic data for control signal creation is contained in the operation code of an instruction


- * The opcode is decoded in the instruction decoder.

Instruction decoder:

It is a collection of decoders that decode various fields of the instruction opcode.

Timing Signals of Hardwired control unit

- * Generated by 4-bit sequence counter and 4×16 decoder
- * The SC can be incremented or cleared
- Ex: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, T_2, T_3, T_4, T_5$
- * Assume: At time T_4 , SC is cleared to 0 if decoder output D_3 is active: $D_3 T_4; SC < 0$



Advantages:

1. Because of the use of combinational circuits to generate signals, Hardwired control unit is fast
2. It depends on no. of gates, how much delay can occur in generation of control signals
3. It can be optimized to produce the fast mode of operation
4. Faster than micro-programmed control unit

Disadvantages:

1. The complexity of the design increases as we require more control signals to be generated
2. Modifications in the control signals are very difficult because it requires rearranging of wires' hardware circuit

3. Adding a new feature is difficult & complex
 4. Difficult to test & correct mistakes in the original design
 5. It is expensive
- | Hardwired control unit | Microprogrammed control unit |
|--|---|
| * It generates the control signals using logic circuits (needed for the processor) | * Generates control signals with the help of micro-instructions stored in control memory |
| * It is faster as the required control signals are generated with the help of hardware | * This is slower than the other as micro instructions are used for generating signals here |
| * Difficult to modify as the control signals that need to be generated are hardwired | * Easy to modify as the modification need to be done only at the instruction level |
| * More costlier as everything has to be realised in terms of logic gates | * Less costlier than hardwired control as only micro instructions are used for generating control signals |
| * It cannot handle complex instructions as the circuit design for it becomes complex | * It can handle complex instructions |
| * Only limited no. of instructions are used due to the hardware implementation | * Control signals for many instructions can be generated |
| * Used in computer that makes use of RISC | * Used in computer that makes use of CISC |

Comparison: Hardwired control vs Microprogramming control

Attributes	Hardwired control	Microprogramming control
Speed	Fast	Slow
Cost of Implementation	More	Cheaper
Flexibility	Difficult to modify	Flexible
Ability to Handle complex Instruction	Difficult	Easier
Decoding	Complex	Easy
Application	RISC	CISC
Instruction set size	Small	Large
control memory	Absent	Present