# Microprocessor - 8085 Instruction Sets

# Microprocessor - 8085 Instruction Sets

Instruction sets are instruction codes to perform some task. It is classified into five categories.

S.No.	Instruction & Description
1	Control Instructions  The following table shows the list of control instructions and their meanings.
2	Logical Instructions  The following table shows the list of logical instructions and their meanings.
3	Branching Instructions  The following table shows the list of branching instructions and their meanings.
4	Arithmetic Instructions  Following is the table showing the list of Arithmetic instructions with their meanings.
5	<u>Data Transfer Instructions</u> Following is the table showing the list of Data-transfer instructions with their meanings.

#### 8085 - Demo Programs

Now, let us take a look at some program demonstrations using the above instructions –

### **Adding Two 8-bit Numbers**

Write a program to add data at 3005H & 3006H memory locations and store the result at 3007H memory locations.

#### Problem demo -

(3005H) = 14H

(3006H) = 89H

#### Result -

14H + 89H = 9DH

The program code can be written like this –

LXI H 3005H : "HL points 3005H" (Load register pair immediate)

MOV A, M : "Getting first operand"

INX H : "HL points 3006H" ("Increment register pair by 1")

ADD M : "Add second operand"

INX H: "HL points 3007H"

MOV M, A : "Store result at 3007H"

HLT : "Exit program"

**Exchanging the Memory Locations** 

# Write a program to exchange the data at 5000M& 6000M memory locations.

LDA 5000M : "Getting the contents at5000M location into accumulator"

MOV B, A : "Save the contents into B register"

LDA 6000M : "Getting the contents at 6000M location into accumulator"

STA 5000M : "Store the contents of accumulator at address 5000M"

MOV A, B : "Get the saved contents back into A register"

STA 6000M : "Store the contents of accumulator at address 6000M"

## **Arrange Numbers in an Ascending Order**

Write a program to arrange first 10 numbers from memory address 3000H in an ascending order.

MVI B, 09 :"Initialize counter"

START :"LXI H, 3000H: Initialize memory pointer"

MVI C, 09H :"Initialize counter 2"

BACK: MOV A, M :"Get the number"

INX H :"Increment memory pointer"

CMP M :"Compare number with next number"

JC SKIP :"If less, don't interchange"

JZ SKIP :"If equal, don't interchange"

MOV D, M

MOV M, A

DCX H

MOV M, D

INX H :"Interchange two numbers"

SKIP:DCR C :"Decrement counter 2"

JNZ BACK :"If not zero, repeat"

DCR B :"Decrement counter 1"

JNZ START

HLT :"Terminate program execution"

#### **Instruction Set of 8085**

**Instruction and Data Formats** 

The various techniques to specify data for instructions are:

- 1. 8-bit or 16-bit data may be directly given in the instruction itself.
- 2. The address of the memory location, I/O port or I/O device, where data resides, may be given in the instruction itself.
- 3. In some instructions, only one register is specified. The content of the specified register is one of the operands.
- 4. Some instructions specify two registers. The contents of the registers are the required data.
- 5. In some instructions, data is implied. The most instructions of this type operate on the content of the accumulator.

Due to different ways of specifying data for instructions, the machine codes of all instructions are not of the same length. It may be 1-byte, 2-byte, or 3-byte instruction.

## **Addressing Modes**

Each instruction requires some data on which it has to operate. There are different techniques to specify data for instructions. These techniques are called **addressing modes**. Intel 8085 uses the following addressing modes:

#### Direct Addressing

In this addressing mode, the address of the operand (data) is given in the instruction itself.

#### **Example**

**STA 2400H:** It stores the content of the accumulator in the memory location 2400H.

**32, 00, 24:** The above instruction in the code form.

In this instruction, 2400H is the memory address where data is to be stored. It is given in the instruction itself. The 2nd and 3rd bytes of the instruction specify

the address of the memory location. Here, it is understood that the source of the data is accumulator.

#### Register Addressing

In register addressing mode, the operand is in one of the general purpose registers. The opcode specifies the address of the register(s) in addition to the operation to be performed.

#### **Example:**

MOV A, B: Move the content of B register to register A.

**78:** The instruction in the code form.

In the above example, MOV A, B is 78H. Besides the operation to be performed the opcode also specifies source and destination registers.

The opcode 78H can be written in binary form as 01111000. The first two bits, i.e. 0 1 are for MOV operation, the next three bits 1 1 1 are the binary code for register A, and the last three bits 000 are the binary code for register B.

#### Register Indirect Addressing

In Register Indirect mode of addressing, the address of the operand is specified by a register pair.

#### Example

- o **LXI H, 2500 H** Load H-L pair with 2500H.
- MOV A, M Move the content of the memory location, whose address is in H-L pair (i.e. 2500 H) to the accumulator.
- HLT Halt.

In the above program the instruction MOV A, M is an example of register indirect addressing. For this instruction, the operand is in the memory. The address of the memory is not directly given in the instruction. The address of the memory resides in H-L pair and this has already been specified by an earlier instruction in the program, i.e. LXI H, 2500 H.

#### Immediate Addressing

In this addressing mode, the operand is specified within the instruction itself.

#### Example

LXI H, 2500 is an example of immediate addressing. 2500 is 16-bit data which is given in the instruction itself. It is to be loaded into H-L pair.

#### Implicit Addressing

There are certain instructions which operate on the content of the accumulator. Such instructions do not require the address of the operand.

#### **Example**

CMA, RAL, RAR, etc.

#### Status Flags

There is a set of five flip-flops which indicate status (condition) arising after the execution of arithmetic and logic instructions. These are:

- Carry Flag (CS)
- Parity Flag (P)
- Auxiliary Carry Flags (AC)
- Zero Flags (Z)
- Sign Flags (S)

#### **Symbols and Abbreviations**

The symbol and abbreviations which have been used while explaining Intel 8085 instructions are as follows:

Symbol/Abbreviations	Meaning
Addr	16-bit address of the memory location.
Data	8-bit data

data 16	16-bit data
r, r1, r2	One of the registers A, B, C, D, E, H or L
A, B, C, D, H, L	8-bit register
А	Accumulator
H-L	Register pair H-L
B-C	Register pair B-C
D-E	Register pair D-E
PSW	Program Status Word
М	Memory whose address is in H-L pair
Н	Appearing at the end of the group of digits specifies hexadecimal, e.g. 2500H
Rp	One of the register pairs.
Rh	The high order register of a register pair
RI	The low order register of a register pair
PC	16 bit program counter, PCH is high order 8 bits and PCL low order 8 bits of register PC.
CS	Carry Status
[]	The contents of the register identified within bracket
[[]]	The content of the memory location whose address is in the register pair identified within brackets
۸	AND operation
V	OR operation
⊕ or ∀	Exclusive OR

<b>←</b>	Move data in the direction of arrow
$\Leftrightarrow$	Exchange contents

#### Intel 8085 Instructions

An **instruction** of a computer is a command given to the computer to perform a specified operation on given data. In microprocessor, the **instruction** set is the collection of the instructions that the microprocessor is designed to execute.

The programmer writes a program in assembly language using these instructions. These instructions have been classified into the following groups:

### **Data Transfer Group**

Instructions which are used to transfer the data from a register to another register from memory to register or register to memory come under this group.

Instruction Set	Explanation	States	Flags	Addre- ssing	Machine Cycles	Example
MOV $r_1$ , $r_2$ [r1] $\leftarrow$ [r2]	Move the content of the one register to another	4	none	Register	1	MOV A, B
MOV r, M [r]←[[H-L]]	Move the content of memory to register	7	none	Register Indirect	2	MOV B, M
MOV M, r [[H-L]]←[r]	Move the content of register to memory	7	none	Register Indirect	2	MOV M, C

MVI r, data [r] ←data	Move immediate data to register	7	None	Immediate Register	3	MVI M, 08
LXI rp, data 16 [rp] ←data 16 bits, [rh] ←8 MSBs, [rl] ←8 LSBs of data	Load Register pair immediate	10	None	Immediate	3	LXI H, 2500H
LDA addr [A] ←[addr]	Load Accumulator direct	13	None	Direct	4	LDA 2400 H
STA Addr [addr] ←[A]	Store accumulator direct	13	None	Direct	4	STA 2000H
LHLD addr [L] ←[addr], [H] ← [addr + 1]	Load H-L pair direct	16	None	Direct	5	LHLD 2500H
SHLD addr [addr] ←[L], [addr +1] ← [H]	Store H-L pair direct	16	None	Direct	5	SHLD 2500 H
LDAX rp [A] ←[[rp]]	Load accumulator indirect	7	None	Register Indirect	2	LDAX B

STAX rp [[rp]] ←[A]	Store accumulator indirect	7	None	Register Indirect	2	STAX D
XCHG [H-L] ↔[D- E]	Change the contents of H-L with D-E pair	4	None	Register	1	

# **Arithmetic Group**

The instructions of this group perform arithmetic operations such as addition, subtraction, increment or decrement of the content of a register or a memory.

Instruction Set	Explanation	States	Flags	Addre- ssing	Machine Cycles	Example
ADD r [A] ←[A]+[r]	Add register to accumulator	4	All	Register	1	ADD K
ADD M [A] ← [A] + [[H-L]]	Add memory to accumulator	7	All	Register indirect	2	ADD K
ACC r $[A] \leftarrow [A] +$ $[r] + [CS]$		4	All	Register	1	ACC K
ADC M [A] ← [A] + [[H-L]] [CS]	Add memory with carry to accumulator	7	All	Register indirect	2	ADC K
ADI data [A] ← [A] + data	Add immediate	7	All	Immediate	2	ADI 55K

	data to accumulator					
ACI data [A] ← [A] + data + [CS]	Add with carry immediate data to accumulator	7	All	Immediate	2	ACI 55K
DAD rp [H-L] ←[H-L] + [rp]	Add register paid to H-L pair	10	CS	Register	3	DAD K
SUB r [A] ←[A]-[r]	Subtract register from accumulator	4	All	Register	1	SUB K
SUB M [A] ← [A] - [[H-L]]	Subtract memory from accumulator	7	ALL	Register indirect	2	SUB K
SBB r [A] ←[A]-[H- L]] - [CS]	Subtract memory from accumulator with borrow	7	All	Register indirect	2	SBB K
SUI data [A] ←[A]- data	Subtract immediate data from accumulator	7	All	Immediate	2	SUI 55K

SBI data [A] ←[A]- data-[CS]	Subtract immediate data from accumulator with borrow	7	All	Immediate	2	XCHG
INR r [r] ←[r]+1	Increment register content	4	All except carry flag	Register	1	INR K
INR M [[H-L]] ←[[H-L]]+1	Increment memory content	10	All except carry flag	Register indirect	3	INR K
DCR r [r] ←[r] -1	Decrement register content	4	All except carry flag	Register	1	DCR K
DCR M [[H-L]] ← [[H-L]]-1	Decrement memory content	10	All except carry flag	Register indirect	3	DCR K
INX rp [rp] ←[rp]+1	Increment memory content	6	None	Register	1	INX K
DCX rp [rp] ←[rp]-1	Decrement register pair	6	None	Register	1	DCX K
DAA	Decimal adjust accumulator	4			1	DAA

# **Logical Group**

The instructions in this group perform logical operation such as AND, OR, compare, rotate, etc.

Instruction Set	Explanation	States	Flags	Addressing	Machine Cycles
ANA r $[A] \leftarrow [A] \land [r]$	AND register with accumulator	4	All	Register	1
ANA M [A] ←[A]∧[[H- ]]	AND memory with accumulator	4	All	Register indirect	2
ANI data [A] ← [A] ∧ [data]	AND immediate data with accumulator	7	All	Immediate	2
ORA r [A] ←[A]V[r]	OR-register with accumulator	4	All	Register	1
ORA M [A] ←[A]V[[H-L]]	OR-memory with accumulator	7	All	Register indirect	2
ORI data [A] ← [A] V [data]	OR - immediate data with accumulator	7	All	Immediate	2

XRA r [A] ← [A]∀[r]	XOR register with accumulator	4	All	Register	1
XRA M [A] ← [A] ∀ [[H-L]]	XOR memory with accumulator	7	All	Register indirect	2
XRI data [A] ←[A] ∀ [data]	XOR immediate data with accumulator	7	All	Immediate	2
CMA [A] ←[A]	Complement the accumulator	4	None	Implicit	1
CMC [CS] ←[CS]	Complement the carry status	4	CS		1
STC [CS] ← 1	Set carry status	4	CS		1
CMP r [A]-[r]	Compare register with accumulator	4	All	Register	1
CMP M [A] - [[H-L]]	Compare memory with accumulator	7	All	Register indirect	2
CPI data [A] - data	Compare immediate	7	All	Immediate	2

	data with accumulator				
RLC $[A_{n+1}] \leftarrow [A^n],$ $[A^0] \leftarrow [A^7],$ $[CS] \leftarrow [A^7]$	Rotate accumulator left	4	Cs	Implicit	1
RRC $[A^{7}] \leftarrow [A^{0}],$ $[CS] \leftarrow [A^{0}],$ $[A^{n}] \leftarrow [A^{n+1}]$	Rotate accumulator right		CS	Implicit	1
	Rotate accumulator left through carry		CS	Implicit	1
RAR $[A^{n}] \leftarrow [A^{n+1}],$ $[CS] \leftarrow [A^{0}],$ $[A^{7}] \leftarrow [CS]$	Rotate accumulator right through carry		CS	Implicit	1

Branch Control Group

This group contains the instructions for conditional and unconditional jump, subroutine call and return, and restart.

# **Unconditional Jump**

Instruction Set	Explanation	States	Flags	Addressing	Machine Cycles
JMP addr(label) [PC] ← Label	Unconditional jump: jump to the instruction specified by the address	10	None	Immediate	3

# **Conditional Jump**

Instructio n Set	Explanation	States	Machine Cycles
Jump addr (label) [PC] ← Label	Conditional jump: jump to the instruction specified by the address if the specified condition is fulfilled	10, if true and 7, if not true	3, if true and 2, if not true

Instruction Set	Explanation	Status	States	Flags	Addressing	Machine Cycles
JZ addr (label) [PC] ← address (label)	Jump, if the result is zero	Jump if Z=1	7/10	None	Immediate	2/3
JNZ addr (label) [PC] ← address (label)	Jump if the result is not zero	Jump if Z=0	7/10	None	Immediate	2/3

JC a (label) [PC] address (label)	addr ←	Jump if there is a carry	Jump if CS =1	7/10	None	Immediate	2/3
JNC a (label) [PC] address (label)	addr ←	Jump if there is no carry	Jump if CS =0	7/10	None	Immediate	2/3
JP a (label) [PC] address (label)	addr ←	Jump if result is plus	Jump if S=0	7/10	None	Immediate	2/3
JM a (label) [PC] address (label)	addr ←	Jump if result is minus	Jump if S=1	7/10	None	Immediate	2/3
JPE a (label) [PC] address (label)	addr ←	Jump if even parity	The parity status P =1	7/10	None	Immediate	2/3
JPO a (label) [PC] address (label)	addr ←	Jump if odd parity	The parity status P =0	7/10	None	Immediate	2/3

**Unconditional CALL** 

Instruction Set	Explanation	States	Flags	Addressing	Machi ne Cycles
CALL addr (label) $[SP]-1] \leftarrow [PCH]$ , $[SP-2] \leftarrow [PCL]$ , $[SP] \leftarrow [SP]-2$ , $[PC] \leftarrow addr(label)$	Unconditional CALL: Call the subroutine identified by the address	18	None	Immediate /register	5

# **Conditional CALL**

Instruction Set	Explanation	States	Machine Cycles
[SP]-1] ← [PCH] , [[SP- 2] ← [PCL], [PC] ←	Unconditional CALL: Call the subroutine identified by the address if the specified condition is fulfilled	18, if true and 9, if not true	5, if true and 2, if not true

Instructio n Set	Explanatio n	Status	States	Flags	Addressing	Machine Cycles
CC addr(label)	Call subroutine if carry status CS=1	CS =1	9/18	None	Immediate /register	2/5
CNC addr (label)	Call subroutine if carry status CS=0	CS =0	9/18	None	Immediate /register	2/5

CZ addr (label)	Call Subroutine if the result is zero	Zero status Z=1	9/18	None	Immediate /register	2/5
CNZ addr (label)	Call Subroutine if the result is not zero	Zero status Z=0	9/18	None	Immediate /register	2/5
CP addr (label)	Call Subroutine if the result is plus	Sign status S=0	9/18	None	Immediate /register	2/5
CM addr (label)	Call Subroutine if the result is minus	Sign status S= 1	9/18	None	Immediate /register	2/5
CPE addr(label)	Call subroutine if even parity	Parity Status P=1	9/18	None	Immediate /register	2/5
CPO addr(label) Unconditiona	Call subroutine if odd parity	Parity Status P= 0	9/18	None	Immediate /register	2/5

## **Conditional Return**

Instruction Set	Explanation	States	Machin e Cycles
RET [PCL] $\leftarrow$ [[SP]], [PCH] $\leftarrow$ [[SP] + 1], [SP] $\leftarrow$ [SP] + 2	Conditional RET: Return from subroutine	12, if true and 6, if not true	3, if true and 1, if not true

Instruction Set	Explanation	Status	States	Flags	Addressing	Machine Cycles
RC	Return from subroutine if carry status is zero.	CS =1	6/12	None	Register indirect	1/3
RNC	Return from subroutine if carry status is not zero.	CS = 0	6/12	None	Register indirect	1/3
RZ	Return from subroutine if result is zero.	Zero status Z=1	6/12	None	Register indirect	1/3

RNZ	Return from subroutine if result is not zero.	Zero status Z= 0	6/12	None	Register indirect	1/3
RP	Return from subroutine if result is not plus.	Sign Status S= 0	6/12	None	Register indirect	1/3
RM	Return from subroutine if result is not minus.	Sign Status S= 0	6/12	None	Register indirect	1/3
RPE	Return from subroutine if even parity.	Parity Status P= 1	6/12	None	Register indirect	1/3
RPO	Return from subroutine if odd parity.	Parity Status P= 1	6/12	None	Register indirect	1/3

## Restart

Instruction Set	Explanation	States	Flags	Addressing	Machi ne Cycles
RST [[SP]-1] ← [PCH], [[SP]-2] ← [PCL], [SP] ← [SP] - 2,	Restart is a one word CALL instruction.	12	None	Register Indirect	3

[PC] ← 8 times n			

The restart instructions and locations are as follows:

Instruction	Opcode	Restart Locations
RST 0	C7	0000
RST 1	CF	0008
RST 2	D7	0010
RST 3	DF	0018
RST 4	E7	0020
RST 5	EF	0028
RST 6	F7	0030
RST 7	FF	0038

## PCHL

Instruction Set	Explanation	States	Flags	Addressing	Machine Cycles
PCHL [PC] ← [H-L], [PCH] ←[H], [PCL] ←[L]	Jump address specified by H-L pair	6	None	Register	1

Stack, I/O and Machine Control Group

This group contains the instructions for input/output ports, stack and machine control.

Instruction Set	Explanation	States	Flags	Addressing	Machine Cycles
IN port - address [A] ← [Port]	Input to accumulator from I/O port	10	None	Direct	3
OUT port- address [Port] ← [A]	Output from accumulator to I/O port	10	None	Direct	3
PUSH rp [[SP] - 1] ← [rh], [[SP] - 2] ← [rh], [SP] ← [SP] - 2	Push the content of register pair to stack	12	None	Register(source)/register Indirect(destination)	3
PUSH PSW [SP]-1] $\leftarrow$ [A], [[SP] -2] $\leftarrow$ PSW, [SP] $\leftarrow$ [SP] -2	Push processor word	12	None	Register(source)/register Indirect(destination)	3
POP rp [rl] ← [ [ SP ] ], [rh] ← [[SP]+1],	Pop the content of register pair, which was saved, from the stack	10	None	Register(source)/register Indirect(destination)	3

[SP] ← [SP] + 2					
HLT	Halt	5	None		1
XTHL  [L] $\leftrightarrow$ [[SP]],  [H] $\leftrightarrow$ [[SP]  + 1]	top stack	16	None	Register indirect	5
SPHL [H-L] → [SP]	Moves the contents of H-L pair to stack pointer	6	None	Register	1
EI	Enable Interrupts	4	None		1
SIM	Set Interrupts Masks	4	None		1
RIM	Read Interrupts Masks	4	None		1
NOP	No Operation	4	None		1