```
TODO:
* BUY
                                                                                                                                                                  SYNC/FREQ = GND : 1.2 MHz
SYNC/FREQ = VREG : 2.4 MHz
        - R6 = 975K (1\%)
         - C2, C3 = 47 nF
- L2 = 6.8 uH (XAL4030)
* CHECK DESIGN IN ADISIM (ESP R1 and R2)
* CONSIDER POST LDO REGULATORS FOR MIN RIPPLE
* LAYOUT IS TOO SPACY
                                                                                                                                                         \begin{array}{l} {\sf VPOS} \ = \ {\sf VFB1} \ \times \ (1 \ + \ {\sf RFT1/RFB1}) \\ = \ 0.8 \ \times \ (1 \ + \ 1.4 {\sf M/O.1M}) \ [{\sf V}] \ = \ 0.8 \ \times \ 15 \ [{\sf V}] \ = \ 12 \ [{\sf V}] \end{array} 
               tSS = 4 ms if open tSS = 38.4e-3 - 1.28e-7 \times RSS(Ohm), where 50 kOhm \leq RSS \leq 268 kOhm.
                                                                                                                                  U1
                                                                                                                      SS
                                                                                                                                           INBK
                                                                                                                                                                     DFLS240
                                                                                                                        COMP1
                                                                                                                                                                                                  _+12V
                                                                                  GND
                                                                                                                                           SW1
                                                                                                                                                                                                                                   EN1
                                                                                                                                           FB1
                                                                                                                                                                                         С6
                                                                                                                  14
                                                                                                                       VREG ADP5071
                                                                                             GND 0.1
                                                                                                                                                                                         10.0uF
                                                                                                                        PVIN1
                                                                                                                                                                                                           +12V_1
                                                                                                                                                           GND
                                                                                                                  17
                                                                                                                                                                                                             0V_2
                                                                                                                        PVIN2
                                                                                                                  16
                                                                                                                                          PGND
                                                                                                                        PVINSYS
                                                                                              GND
                                                                                                                                                                                                             -7V 3
                                                                                                                                           VREF
                                                                                                                                                                        1.0uF
                                                                                                                        EN2
                                                                                                                                                     RFB2 ∏R4
100K
                                                                                                                  10
                                                                                                                        COMP2
                                                                                                                                                                               GŇD
                                                                                                                        SYNC/FREQ
                                                                                                                                                      FB2
                                                                                                                                                                                                                                  DIODE:
Peak Repetitive Reverse Voltage: 40 [V]
Working Peak Reverse Voltage: 40 [V]
DC Blocking Voltage: 40 [V]
RMS Reverse Voltage: 28 [V]
Average Forward Current: 2.0 [A]
Non-repetitive peak forward surge current (8.32ms): 50 [A]
Forward voltage: 0.45 [V] @ 2.0 [A]
Leakage current: 0.1-10 [mA]
Capacitance: 90 [pF]
                                                                                                                                                                                        10.0uF
                                                                                                                                           FB2
                                                                                                         GND
                                                                                                                        SLEW
                                                                                                                                   AGND
                                                                                                                                                                                                  -7V = VNEG
                                                                                                                        SEQ
                                                                                                                                           SW2
                                                                                                                                                                      DFLS240
                                                                                                                                                             3L2
36.8uH
                                                                                                         GND
                                                                                                                                      21
                                                                                                                                                            0٧
                                                                                                                               NET-TIE
                                                                                                                           GND T1
                                                                                               VNEG = VFB2 - RFT2 / RFB2 x (VREF - VFB2) [VREF=1.6, VREF-VFB2=0.8] = 0.8 - 975/100 \times 0.8 [V] = -7.0 [V]
  DUTY2 = (|VNEG|+VDIODE2)/(VIN+|VNEG|+VDIODE2), where VDIODE2 is the forward voltage drop over Schottky diode l_L2 = l_OUT2 / (1 - DUTY2) t_ON2 = DUTY2 / f_SW /\_L2 = VIN x _LON2 / L2
                                                                                             DUTY2 = (7+0.45)/(5+7+0.45) = 60\%
                                                                                                I_L2 = 0.5 / (1-0.6) = 1.25 [A]
   Ripple current max of 30% of maximum dc:

L2 = VIN \times t_0N2 \times (1 - DUTY2) / (0.30 \times I_0UT2)
                                                                                              t_0N2 = 0.6 / 1.2MHz = 0.5 us
                                                                                              \Lambda_{L2} = 5.0 \times 0.5e - 6 / 6.6e - 6 = 378 [uA]
   Ensure: Peak inductor current [max input curr + 1/2 ind ripple curr]
                                                                                                  L2 = 5.0 \times 0.5e - 6 \times (1 - 0.60) / (0.30 \times 0.5) = 6.66 [uH]
  is below the rated saturation current of the inductor.
                                                                                              L2_{min} = 5.0 \times (0.13/(1-0.6) - 0.16) = 0.825 [uH]
   Ensure: Max rated RMS current > max DC input current to regulator
                                                                                                                                                                                 Engstad Design Studio
                                                                                                                                                                                 Sheet: /
  Ensure: L2 > L_min2 = Vin x (0.13/(1-DUTY2) - 0.16) [uH]
                                                                                                                                                                                 File: PowerRail.sch
                                                                                                                                                                                 Title: ADP5071 PowerRail
                                                                                                                                                                                 Size: A4
                                                                                                                                                                                                      Date: 2015-09-17
                                                                                                                                                                                                                                                                            Rev: 0.2
                                                                                                                                                                                 KiCad E.D.A. kicad 0.201509101502+617730ubuntu15.04.1-product
                                                                                                                                                                                                                                                                            ld: 1/1
```