Lab 10

- 1. Write a C program for the AVR to transfer the char '00000010' serially using UART at 9600 baud, continuously. Use 8-bit data and 1 stop bit, and show the output on the Oscilloscope using trigger mode.
- 2. Write a C program for the AVR to transfer the char '00000010' serially using SPI, continuously, and show the output on the Oscilloscope using trigger mode.
- 3. Write a C program using PWM Peripheral to generate a 1000 Hz PWM signal with 70% Duty cycle.

UART:

UCSRB: RXCIE0 TXCIE0 UDRIE0 RXEN0 TXEN0 UCSZ02 RXB80 TXB80

- RXCIE0 (Bit 7): Receive Complete Interrupt Enable
 - To enable the interrupt on the RXCO flag in UCSROA you should set this bit to one.
- TXCIE0 (Bit 6): Transmit Complete Interrupt Enable
 - To enable the interrupt on the TXCO flag in UCSROA you should set this bit to one.
- UDRIE0 (Bit 5): USART Data Register Empty Interrupt Enable
 - To enable the interrupt on the UDREO flag in UCSROA you should set this bit to one.
- RXEN0 (Bit 4): Receive Enable
 - To enable the USART receiver you should set this bit to one.
- TXEN0 (Bit 3): Transmit Enable
 - To enable the USART transmitter you should set this bit to one.
- UCSZ02 (Bit 2): Character Size
 - This bit combined with the UCSZ1:0 bits in UCSRC sets the number of data bits (character size) in a frame.
- RXB80 (Bit 1): Receive data bit 8
 - This is the ninth data bit of the received character when using serial frames with nine data bits.
- TXB80 (Bit 0): Transmit data bit 8
 - This is the ninth data bit of the transmitted character when using serial frames with nine data bits.

UCSRC:	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	l
--------	---------	---------	-------	-------	-------	--------	--------	--------	---

- UMSEL01:00 (Bits 7:6): USART Mode Select
 - These bits select the operation mode of the USART:
 - 00 = Asynchronous USART operation
 - 01 = Synchronous USART operation
 - 10 = Reserved
 - 11 = Master SPI (MSPIM)
- UPM01:00 (Bit 5:4): Parity Mode
 - These bits disable or enable and set the type of parity generation and check.
 - 00 = Disabled
 - 01 = Reserved
 - 10 = Even Parity
 - 11 = Odd Parity
- USBS0 (Bit 3): Stop Bit Select
 - This bit selects the number of stop bits to be transmitted.
 - 0 = 1 bit
 - 1 = 2 bits

UCSZ02	UCSZ01	UCSZ00	Char. size	
0	0	0	5-bit	
0	0	1	6-bit	
0	1	0	7-bit	
0	1	1	8-bit	
1	1	1	9-bit	

- UCSZ01:00 (Bit 2:1): Character Size
 - These bits combined with the UCSZ02 bit in UCSR0B set the character size in a frame.
- UCPOL0 (Bit 0): Clock Polarity
 - This bit is used for synchronous mode.

UCSRA:	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	мрсм0	١
--------	------	------	-------	-----	------	------	------	-------	---

- RXC0 (Bit 7): USART Receive Complete 0
 - This flag bit is set when there are new data in the receive buffer that are not read yet. It is cleared
 when the receive buffer is empty. It also can be used to generate a receive complete interrupt.
- TXC0 (Bit 6): USART Transmit Complete 0
 - This flag bit is set when the entire frame in the transmit shift register has been transmitted and there are no new data available in the transmit data buffer register (TXB). It can be cleared by writing a one to its bit location. Also it is automatically cleared when a transmit complete interrupt is executed. It can be used to generate a transmit complete interrupt.
- UDRE0 (Bit 5): USART Data Register Empty 0
 - This flag is set when the transmit data buffer is empty and it is ready to receive new data. If this bit
 is cleared you should not write to UDR0 because it overrides your last data. The UDRE0 flag can
 generate a data register empty interrupt.
- FE0 (Bit 4): Frame Error 0
 - This bit is set if a frame error has occurred in receiving the next character in the receive buffer. A frame error is detected when the first stop bit of the next character in the receive buffer is zero.
- DOR0 (Bit 3): Data OverRun 0
 - This bit is set if a data overrun is detected. A data overrun occurs when the receive data buffer and receive shift register are full, and a new start bit is detected.
- PE0 (Bit 2): Parity Error 0
 - This bit is set if parity checking was enabled (UPM1 = 1) and the next character in the receive buffer had a parity error when received.
- U2X0 (Bit 1): Double the USART Transmission Speed 0
- MPCM0 (Bit 0): Multi-processor Communication Mode 0

SPI:

SPCR:	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	
-------	------	-----	------	------	------	------	------	------	--

- SPIE (SPI Interrupt Enable)
- SPE (SPI Enable)
- DORD (Data Order)
- MSTR (Master)
- CPOL (Clock Polarity)
- CPHA (Clock Phase)
- SPR1, SPR0 :SPI Clock Rate

SPI2X	SPR1	SPR0	SCK Freq.
0	0	0	Fosc/4
0	0	1	Fosc/16
0	1	0	Fosc/64
0	1	1	Fosc/128
1	0	0	Fosc/2 (not recommended)
1	0	1	Fosc/8
1	1	0	Fosc/32
1	1	1	Fosc/64

0 1 0 1 = 0	Read on rising edge, changed on a falling edge Read on falling edge, changed on a rising edge Read on falling edge, changed on a rising edge Read on rising edge, changed on a falling edge SCK SCK	0 1 2 3
0 1 = 0	Read on falling edge, changed on a rising edge Read on rising edge, changed on a falling edge SCK	2
1 = 0	Read on rising edge, changed on a falling edge SCK	
= 0	SCK	3
= 1	$SCK \longrightarrow $	abla
	cs T	
- 0	Y 1 Y 2 Y 3 Y 4 Y 5 Y 6 Y 7 Y	
= 1	 	X 8 X
	= 0 N = 1 M	= 0 MISO/ X 1 X 2 X 3 X 4 X 5 X 6 X 7

SPI2X

SPIF (SPI Interrupt Flag)


WCOL

SPIF

SPSR:

- A serial transfer is completed.
- The SS pin is driven low in slave mode
- WCOL (Write Collision)
- SPI2X (Double SPI Speed)

PWM:



WGM02	WGM01	WGM00	Comment
0	0	0	Normal
0	0	1	Phase correct PWM
0	1	0	CTC (Clear Timer on Compare Match)
0	1	1	Fast PWM
1	0	0	Reserved
1	0	1	Phase correct PWM
1	1	0	Reserved
1	1	1	Fast PWM

FOC0A FOC0B	-	-	WGM02	CS02	CS01	CS00	TCCR0B	
COM0A1 COM0A0	COM0B1	СОМ0В0	•	•	WGM01	WGM00	TCCR0A	
			C	ompar	e Outpu	t Mode	(COM)	
	COM0x1	COM0:	c0 Descr	iption				
	0	0	Norma	l port opera	ition, OC0 di	sconnected		
CTC or Normal	0	1	Toggle	OC0 on co	mpare matcl	n		
(Non PWM)	1	0	Clear	OCO on com	pare match			
	1	1	Set O	Set OC0 on compare match				
	COM0x1	COMO	k0 Desci	ription				
	0	0	Norma	al port opera	ation, OC0 d	isconnected		
Fast PWM	0	1	Reser	ved				
	1	0	Clear	Clear OC0 on compare match, set OC0 at TOP.			TOP.	
	1	1	Set O	Set OC0 on compare match, clear OC0 at TOP.				
	COM0x1	COMO	x0 Desc	ription				
	0	0	Norma	al port opera	ation, OC0 d	isconnected		
Phase Correct	0	1	Reser	Reserved				
PWM	1	0				when up-cou		
	1	1				hen up-coun when down-		

