```
1
     `timescale 1ns / 1ns
     /******************************
 2
 3
     * File Name: vga sync tb.v
 4
      * Project: VGA Sync
 5
     * Designer: Marc Cabote
 6
      * Email: marcdominic011@gmail.com
 7
      * Rev. Date: 11 October, 2017
 8
 9
      * Purpose: The purpose of this module is to test if the vga sync
10
                will behave the way it is expected to behave. From this
11
                test we will see that the waveform for vsync will be less
12
                frequent thatn haync as expected. This test is used
1.3
                for verification specific to the vga sync module.
14
15
16
      * Notes:
17
18
19
      ************************
20
21
22
     module vga sync tb;
23
24
       // Inputs
25
       reg clk;
26
        req rst;
2.7
28
       // Outputs
29
       //wire [9:0] pixel x;
30
        //wire [9:0] pixel y;
31
       wire hsync;
32
       wire vsync;
33
        wire video on;
34
35
       // Instantiate the Unit Under Test (UUT)
36
       vga sync uut (
37
           .clk(clk),
38
           .rst(rst),
39
          //.pixel x(pixel x),
           //.pixel y(pixel y),
40
41
           .hsync(hsync),
42
           .vsync(vsync),
43
           .video on(video on)
44
       );
45
46
        // initialize clock to always so it will
47
        // oscillate the clock source model every 1 clock unit
48
        always #1 clk =~clk;
49
50
        initial begin
51
          //reset high to test reset
          //notice that clock is set to 0
52
53
          //as reset is asynchronous
          clk = 0;
54
55
          rst = 1;
56
57
          // Wait 1 clock unit for global reset to finish
```

Wed Oct 11 19:08:37 2017

vga_sync_tb.v 58 #1; 59 rst = 0; 60 61 62 // Add stimulus here 63 64 end 65

66

68 69

67 endmodule