```
1
     `timescale 1ns / 1ps
    /************************
 3
     * File Name: vga_sync.v
 4
     * Project: VGA Sync
 5
     * Designer: Marc Cabote
     * Email: marcdominic011@gmail.com
 6
 7
     * Rev. Date: 11 October, 2017
 8
9
     * Purpose: This module will generate the hysnc signal. Hsync
10
               specifies the time required to scan a row. This module also
11
               generates the vsync signal which takes care of the time
12
               required to scan the entire screen. This will take into account
1.3
               a screen with 640 x 480 resolution with has a 25 \text{Mhz} refresh rate.
14
15
     * Notes:
               - This module has an asynchronous reset input.
               - vide on enables objects to be displayed
16
     17
18
    module vga sync(input
                                  clk, rst,
19
                   //output [9:0] pixel x, pixel y,
20
                                hsync, vsync, video on);
                   output
21
       /*********
22
23
       *Counter to generate 25Mhz clock
       ***********
2.4
25
       reg [1:0] count;
26
       wire tick;
2.7
28
       assign tick = (count == 2'b11);
29
30
       always @ (posedge clk, posedge rst)
31
         if (rst) count <= 2'b0; else</pre>
         if (tick) count <= 2'b0; else</pre>
32
33
                   count <= count + 2'b1;</pre>
34
35
       /*********
36
37
       *Horizontal count 0-799
       ***********
38
39
       reg [9:0] hcount;
40
       wire endh;
41
42
       //assign pixel x = hcount ;
43
       assign endh = (hcount == 799);
44
45
       always @ (posedge clk, posedge rst)
         if (rst) hcount <= 10'b0; else</pre>
46
47
          if (tick)
48
             if (endh) hcount <= 10'b0; else
49
                     hcount <= hcount +10'b1;
50
51
       assign hsync = \sim (hcount >= 656 & hcount <= 751);
52
       /*********
5.3
54
       *Vertical count 0-524
55
56
       reg [9:0] vcount;
57
       wire endv;
```

Wed Oct 11 19:08:57 2017

```
vga_sync.v
```

```
58
59
        //assign pixel y = vcount;
60
        assign endv = (vcount == 524);
61
62
        always @ (posedge clk, posedge rst)
63
           if (rst) vcount <= 10'b0; else</pre>
64
           if (tick)
               if (endh)
65
66
                  if(endv) vcount <= 10'b0; else</pre>
67
                            vcount <= vcount + 10'b1;</pre>
68
69
        assign vsync = ~(vcount >= 490 & vcount <= 491);</pre>
70
71
        //display would be on when vsync and hsync are "inside" the
72
        //vga monitor
73
        assign video on = ((vsync) & (hsync));
74
75
     endmodule
76
```