Wed Feb 07 18:13:53 2018

```
1
    `timescale 1ns / 1ps
    /***************************
 3
    * File Name: srflop.v
     * Project: Counter using TramelBlaze
 4
 5
     * Designer: Marc Cabote
 6
     * Email: marcdominic011@gmail.com
7
     * Rev. Date: 8 February, 2018
8
9
     * Purpose: An SR Flop is an arrangement of logic gates that maintains a
               stable output even after the inputs are turned off. This simple
10
               flip flop circuit has a set input (S) and a reset input (R).
11
12
13
     * Notes: - This module has a synchronous reset input.
14
    15
16
    module srflop(input clk, rst, s, r,
17
                 output reg srOut);
18
19
20
       always @(posedge clk, posedge rst)
21
         if(rst) srOut <= 1'b0; else</pre>
         if(s) srOut <= 1'b1; else</pre>
22
23
         if(r) srOut <= 1'b0;</pre>
24
         else     srOut <= srOut;//not really needed</pre>
25
26
2.7
    endmodule
28
```