```
1
     `timescale 1ns / 1ps
    /************************
 2
 3
     * File Name: receiveEngine.v
     * Project: FULL UART
 4
 5
     * Designer: Marc Dominic Cabote
 6
     * Email: marcdominic011@gmail.com
 7
     * Rev. Date: 5 May, 2018
 8
     * Purpose: The receive engine has the logic needed to communicate with a
9
10
              convert bits of signals received into data. Using a shift register,
11
              The register is filled with data throu the Rx pin which either
12
              goes high or low. Once the data has been received, It spits out
1.3
              the data to the tramelblaze to be output in RealTerm.
14
15
     * Notes:
             - This module has a asynchronous reset input.
16
     *******************
17
    module receiveEngine(input clk, rst, Rx, eight, pen, reads0, even,
18
19
                       input [18:0] k,
20
                       output reg RxRdy, perr, ferr, ovf,
21
                       output [7:0] data);
22
23
       wire btu, done, shift, overflow, stop bit, parity;
24
25
       reg start, doit, parity gen, parity gen sel, parity bit sel,
26
          stop bit sel;
2.7
       reg [1:0] pstate, nstate;
28
       reg [3:0] bit count, bit counter, bits; // bit counter
29
       reg [9:0] shift out, combo out;
30
       reg [18:0] bit time count, bit time counter, bit time;//bit-time counter
31
32
       33
       // State Machine
34
       3.5
       always @ (posedge clk, posedge rst)
36
         begin
37
            if (rst)
38
               pstate <= 2'b00;</pre>
39
40
               pstate <= nstate;</pre>
41
          end
42
43
       always @ (*)
44
         begin
45
            case (pstate)
46
               //state 0
47
               0: begin
48
                  \{start, doit\} = 2'b00;
49
                  //nstate = Rx ? 2'b00 : 2'b01; //if ~Rx go next
50
                  if(Rx)
51
                    nstate = 0;
52
53
                    nstate = 1;
54
                  end
55
56
               //state 1
57
               1: begin
```

```
58
                 \{start, doit\} = 2'b11;
59
                 //nstate = Rx ? 2'b00: btu ? 2'b10 : 2'b01; //if ~Rx & Btu go next
60
                 if (Rx)
61
                    nstate = 0;else
62
                 if (~Rx && btu)
63
                    nstate = 1;
64
                 else
65
                    nstate = 2;
66
                 end
67
               //state 2
68
69
               2: begin
70
                 \{start, doit\} = 2'b01;
71
                 //nstate = done ? 2'b00 : 2'b01; //if done go next
72
                 if (done)
7.3
                    nstate = 0;
74
                 else
75
                    nstate = 2;
 76
                 end
77
78
               //default state 0
79
               default: begin
80
                       {start, doit} = 2'b00;
                      nstate = 2'b00;
81
82
                      end
83
            endcase
84
          end
85
86
       //----
87
       //Bit Time Counter k select
88
       //----
89
90
       always @ (*)
91
          begin
92
            if (start)
93
               bit time = k \gg 1;//divide k in half
94
9.5
               bit time = k;  //else default baud
96
          end
97
98
       //----
99
       //Bit Time Counter
100
       assign btu = (bit time count == bit time);
101
102
       assign shift = btu & ~start;
103
104
       always @(posedge clk, posedge rst)
105
          begin
106
            if(rst)
107
               bit time count <= 0;
108
            else
109
               bit time count <= bit time counter;</pre>
110
          end
111
112
       always @(*)
113
          begin
114
            case ({doit,btu})
```

```
115
              0: bit time counter = 0;
116
              1: bit time counter = 0;
117
              2: bit time counter = bit time count + 1;
118
              3: bit time counter = 0;
119
           endcase
120
         end
121
       //----
122
123
       //Bit Counter Number of Bits
124
       125
       always @ (*)
126
         begin
127
           case ({eight,pen})
128
             0: bits = 9;
             1: bits = 10;
129
130
             2: bits = 10;
             3: bits = 11;
131
             default: bits = 9;
132
133
           endcase
134
         end
135
       //----
136
137
       //Bit Counter
138
       139
       assign done = (bit count == bits);
140
141
       always @(posedge clk, posedge rst)
142
         begin
143
           if(rst)
144
             bit count <= 0;</pre>
145
           else
146
             bit count <= bit counter;</pre>
147
         end
148
149
       always @(*)
150
         begin
151
           case ({doit,btu})
152
             0: bit counter = 0;
153
              1: bit counter = 0;
154
              2: bit counter = bit count;
155
              3: bit counter = bit count + 1;
156
           endcase
157
         end
158
159
       // Shift Register
160
161
       162
       always @(posedge clk, posedge rst)
163
         begin
164
           if (rst)
              shift out <= 10'b0; else</pre>
165
166
           if (shift)
167
              shift out <= {Rx, shift out[9:1]};</pre>
168
169
              shift out <= shift out;</pre>
170
         end
171
```

```
172
     //----
173
     // Remap Combo
174
     175
     always @(*)
176
       begin
         case ({eight, pen})
177
           0: combo out = shift out >> 2;
178
                                     //7N1
179
           1: combo out = shift out >> 1;
                                     //7P1
180
           2: combo out = shift out >> 1;
                                    //8N1
181
           3: combo out = shift out;
                                    //8P1
182
         endcase
183
       end
184
185
     assign data = combo out [6:0]; //output to the TB
186
187
     // Parity Gen Select
188
     //----
189
190
     always @(*)
191
       begin
192
         if (eight)
193
             parity gen sel = combo out[7];
194
         else
195
             parity gen sel = 0;
196
       end
     //----
197
     // Parity Bit Select
198
199
     200
     always @(*)
       begin
201
202
         if (eight)
203
           parity bit sel = combo out[8];
204
         else
205
           parity bit sel = combo out[7];
206
       end
207
     //----
208
209
     // Stop Bit Select
210
     always @(*)
211
212
       begin
213
         case ({eight, pen})
           0: stop bit sel = combo out[7];
214
           1: stop bit sel = combo out[8];
215
216
           2: stop bit sel = combo out[8];
217
           3: stop bit sel = combo out[9];
218
         endcase
219
       end
220
221
     222
     // RxRdy RS Flop
223
     //----
224
     always @(posedge clk, posedge rst)
225
        begin
226
         if(rst)
227
           RxRdy <= 0;else</pre>
228
         if (done)
```

```
229
              RxRdy <= 1;else</pre>
230
           if (reads0)
231
              RxRdy <= 0;
232
           else
233
              RxRdy <= RxRdy;</pre>
234
          end
235
236
       //-----
237
       // Parity Error RS Flop
238
       239
       always @(*)
240
         begin
241
           if (even)
242
              parity gen = parity gen sel;
243
244
              parity gen = ~parity gen sel;
245
         end
246
247
       assign parity = (parity gen ^ parity bit sel) & pen & done;
248
249
       always @ (posedge clk, posedge rst)
250
         begin
251
           if (rst)
252
             perr <= 0; else</pre>
253
           if (parity)
254
              perr <= 1; else
255
           if (reads0)
256
             perr <= 0;
257
           else
258
              perr <= perr;</pre>
259
         end
260
261
       //----
262
       // Framing Error RS Flop
263
       //-----
264
       assign stop bit = done & ~stop bit sel;
265
266
       always @ (posedge clk, posedge rst)
267
         begin
           if (rst)
268
269
              ferr <= 0; else</pre>
270
           if (stop bit)
271
             ferr <= 1; else
272
           if (reads0)
273
              ferr <= 0;
274
           else
275
             ferr <= ferr;</pre>
276
         end
277
278
       279
       // Overflow Error RS Flop
280
       //----
281
       assign overflow = RxRdy & done;
282
283
       always @ (posedge clk, posedge rst)
284
         begin
285
           if (rst)
```

Tue May 01 10:04:01 2018

receiveEngine.v

```
286
                 ovf <= 0; else
287
               if (overflow)
288
                  ovf <= 1; else
               if (reads0)
289
290
                  ovf <= 0;
291
               else
292
                  ovf <= ovf;</pre>
293
            end
294
295
      endmodule
296
```