```
1
     `timescale 1ns / 1ps
    /*****************************
 2
 3
    * File Name: transmitEngine tf.v
 4
     * Project: Tx Machine
     * Designer: Marc Cabote
 5
     * Email: marcdominic011@gmail.com
 6
 7
     * Rev. Date: 10 March, 2018
 8
 9
     * Purpose: To verify the transmit engine
10
11
     * Notes: - This module has an asynchronous reset input.
12
     ********************
1.3
14
    module transmitEngine tf;
15
       // Inputs
       reg clk;
16
17
       req rst;
18
       reg eight;
19
       reg pen;
       reg ohel;
20
21
       req load;
22
       reg [7:0] out port;
23
       reg [3:0] baud;
24
25
       // Outputs
26
       wire TxRdy;
2.7
       wire Tx;
28
29
       // Instantiate the Unit Under Test (UUT)
30
       transmitEngine uut (
31
          .clk(clk),
32
          .rst(rst),
33
          .eight(eight),
34
          .pen(pen),
35
          .ohel(ohel),
36
          .load(load),
37
          .out port(out port),
38
          .baud(baud),
39
          .TxRdy(TxRdy),
40
          .Tx(Tx)
41
       );
42
       //Generate clock
43
44
       always #5 clk = ~clk;
45
46
       initial begin
47
          // Initialize Inputs
48
          clk = 0;
          rst = 1;
                            //exercise reset
49
50
          eight = 0;
51
              = 0;
          pen
          ohel = 0;
52
53
          load = 0;
          out port = 8'hA5; //test for 1010 0101
54
55
                 = 4'b1011;//test for fastest baud
          baud
56
          //Wait 100 ns for global reset to finish
57
```

```
58
       #100;
59
                   //exercise reset
       rst = 0;
60
61
       // case = 3'b000
62
       // output = 11 0100101 01
63
       64
65
       eight = 0;
66
       pen = 0;
       ohel = 0;
67
       load = 1;
68
69
70
       71
       // case 3'b001
72
       // output = 11 0100101 01
       7.3
74
       #100;
75
       eight = 0;
76
          = 0;
       pen
77
       ohel = 1;
78
       load = 1;
79
80
       // case 3'b010
81
82
       // output = 11 0100101 01
       83
84
       #100;
85
       eight = 0;
          = 1;
86
       pen
       ohel = 0;
87
88
       load = 1;
89
       90
91
       // case 3'b011
92
       // output = 10 0100101 01
93
       94
       #100;
95
       eight = 0;
96
       pen = 1;
       ohel = 1;
97
98
       load = 1;
99
100
       // case 3'b100
101
102
       // output = 11 0100101 01
       103
104
       #100;
105
       eight = 1;
106
       pen = 0;
107
       ohel = 0;
       load = 1;
108
109
110
       // case 3'b101
111
       // output = 11 0100101 01
112
       113
114
       #100;
```

Mon Mar 12 23:55:17 2018

transmitEngine_tf.v

```
115
        eight = 1;
116
        pen = 0;
        ohel = 1;
117
        load = 1;
118
119
        120
121
        // case 3'b110
        // output = 01 0100101 01
122
123
        124
        #100;
125
        eight = 1;
126
        pen = 1;
127
        ohel = 0;
128
        load = 1;
129
130
        131
        // case 3'b111
132
        // output = 11 0100101 01
133
        #100;
134
135
        eight = 1;
        pen = 1;
136
        ohel = 1;
137
138
        load = 1;
139
140
     end
141
142
    endmodule
143
144
```