```
1
    // This document contains information proprietary to the
 3
    // CSULB student that created the file - any reuse without
                                                                 //
    // adequate approval and documentation is prohibited
                                                                 11
 4
 5
    //
                                                                 11
    // Class: CECS 460
 6
                                                                 //
    // Project name: TRAMBLAZE PROCESSOR
                                                                 11
 7
    // File name: tramelblaze top.v
 8
                                                                 //
 9
    // Release: 1.0 Release Date 17Feb2016
                                                                 //
    //
                                                                 //
10
    // Created by John Tramel on 20Feburary2016
                                                                 //
11
    // Copyright 2016 John Tramel. All rights reserved.
12
                                                                 //
13
    // Copyright 2017 John Tramel. All rights reserved.
                                                                 //
14
    //
                                                                //
    // Abstract: Top level for TRAMBLAZE processor
                                                                 //
15
    // Edit history: 2016JAN25 - created
                                                                 //
16
17
    // 20FEB - top created for processor and memory
                                                                 //
    //
                                                                 //
18
               tramelblaze top
19
    //
                  - tramelblaze
                                                                 //
20
    //
                                                                 //
                   - tramelblaze mem
21
    //
                                                                 //
    // 02march2017 release 3.0
2.2
                                                                 11
23
    //
    // In submitting this file for class work at CSULB
                                                                 //
2.4
    // I am confirming that this is my work and the work
25
                                                                 //
    // of no one else.
                                                                 11
26
    //
2.7
                                                                 //
28
    // In the event other code sources are utilized I will
                                                                 //
29
    // document which portion of code and who is the author
                                                                 11
30
    // In submitting this code I acknowledge that plagiarism
31
                                                                 //
    // in student project work is subject to dismissal from the class //
32
    //**********************//
33
34
35
    `timescale 1ns/1ns
36
    module tramelblaze top (CLK, RESET, IN PORT, INTERRUPT,
37
3.8
                          OUT PORT, PORT ID, READ STROBE, WRITE STROBE, INTERRUPT ACK);
39
40
   input
                CLK;
    input
41
                RESET;
42 input [15:0] IN PORT;
    input INTERRUPT;
43
44
   output [15:0] OUT PORT;
45
46 output [15:0] PORT ID;
47
    output READ STROBE;
48
    output
                WRITE STROBE;
                INTERRUPT ACK;
49
    output
50
    wire [15:0] INSTRUCTION;
51
52
    wire [11:0] ADDRESS;
5.3
    tramelblaze tramelblaze
5.4
55
56
         .CLK(CLK),
57
         .RESET (RESET),
```

```
58
           .IN PORT(IN PORT),
59
           .INTERRUPT (INTERRUPT),
60
61
           .OUT PORT(OUT PORT),
           .PORT ID(PORT ID),
62
           .READ STROBE (READ STROBE),
63
64
           .WRITE STROBE(WRITE STROBE),
           .INTERRUPT ACK (INTERRUPT ACK),
65
66
67
           .ADDRESS (ADDRESS),
           .INSTRUCTION (INSTRUCTION)
68
69
           );
70
71
     tb rom your instance name
72
           .clka(CLK), // input clka
73
           .addra(ADDRESS), // input [11 : 0] addra
74
75
           .douta(INSTRUCTION) // output [15 : 0] douta
76
           );
77
78
     endmodule
79
```