```
1
     `timescale 1ns / 1ps
     /************************
 2
     * File Name: displayController.v
 3
 4
      * Project: Counter using AISO
     * Designer: Marc Cabote
 5
 6
      * Email: marcdominic011@gmail.com
 7
      * Rev. Date: 20 September, 2017
 8
 9
      * Purpose: The Debounce module is designed to stabilize the rapid succession
                of binary input signals before transmitting a single, stable
10
11
                output signal when a button is pressed or a switch is flipped.
12
                In this project, when the clock is active and the down button
1.3
                is pressed, the state machine waits for the input to
14
                be stable before it outputs the confirmed stable signal.
15
16
      * Notes:
17
                - This module is driven by a finite state machine.
18
                - The codes below are directly (with slight modifications)
19
                   from Pong Chu's Book Verilog By Examples 3rd Edition.
20
                   It can be found on pages 131-133.
2.1
      ***********************
22
23
    module debounce(input clk, rst, sw,
24
                    output reg
25
26
       //symbolic state declaration
2.7
       localparam [2:0]
28
                   zero = 3'b000,
29
                   zero 1 = 3'b001,
30
                   zero 2 = 3'b010,
                   zero 3 = 3'b011,
31
32
                   one
                       = 3'b100.
                   one 1 = 3'b101,
33
34
                   one 2 = 3'b110,
35
                   one 3 = 3'b111;
36
37
       // localparam N = 20; // 100 Mhz clock
38
       //signal declaration
39
40
       //output tick;
       wire tick;
41
42
       reg [19:0] count;
43
       reg [2:0] state reg, nextState;
44
45
       //body
46
47
       //Modified from Pong Chu to generate 10 ms tick
48
        //=============
49
       // counter to generate 10 ms tick
50
       51
       assign tick = (count == 999999);
        //assign tick = clk;
52
53
       always @ (posedge clk, posedge rst)
54
          if (rst) count <= 20'b0; else</pre>
55
          if (tick) count <= 20'b0; else //check if tick is 1</pre>
56
                    count <= count + 20'b1; //increment count</pre>
57
```

```
58
        59
        // debouncing FSM
 60
        //state register
 61
        always @ (posedge clk, posedge rst)
 62
           if (rst) state reg <= zero; else</pre>
 63
                    state reg <= nextState;</pre>
 64
 65
 66
        //ns and output logic
 67
 68
        always @ (*) begin
 69
           nextState = state reg; //default state: the same
70
           db = 1'b0;
                                 //default output = 0
71
           case (state reg)
 72
              zero:
73
                 if (sw) nextState = one 1;
              one 1:
74
75
                 if (~sw) nextState = zero; else
 76
                 if (tick) nextState = one 2;
77
              one 2:
78
                 if (~sw) nextState = zero; else
79
                 if (tick) nextState = one 3;
80
              one 3:
81
                 if (~sw) nextState = zero; else
82
                 if (tick) nextState = one;
83
              one: begin
84
                 db = 1'b1;
85
                 if (~sw) nextState = zero 1; end
86
              zero 1: begin
 87
                 db = 1'b1;
88
                 if (sw) nextState = one; else
                 if (tick) nextState = zero 2; end
89
 90
              zero 2: begin
 91
                 db = 1'b1;
92
                 if (sw) nextState = one; else
                 if (tick) nextState = zero 3; end
93
 94
              zero 3: begin
95
                 db = 1'b1;
                 if (sw) nextState = one; else
96
                 if (tick) nextState = zero; end
97
 98
              default : nextState = zero;
99
           endcase
100
        end
101
102
103
104
     endmodule
105
106
```