```
## This file is a general .ucf for the Nexys4 DDR Rev C board
     ## To use it in a project:
     ## - uncomment the lines corresponding to used pins
       ## - rename the used signals according to the project
  5
       ## Clock signal
  6
       NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33";
                                                                                                 \#Bank = 35, Pin name =
        #IO L12P T1 MRCC 35,
                                                        Sch name = clk100mhz
       NET "clk" TNM NET = sys clk pin;
  8
        TIMESPEC TS sys clk pin = PERIOD sys clk pin 100 MHz HIGH 50%;
  9
10
11
12
       ## Switches
13 #NET "sw<1>"
                                   LOC=J15 | IOSTANDARD=LVCMOS33; #IO L24N T3 RSO 15
     NET "ohel"
                                  LOC=L16 | IOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_EMCCLK_14
14
15 NET "pen"
                                 LOC=M13 | IOSTANDARD=LVCMOS33; #IO L6N T0 D08 VREF 14
16 NET "eight"
                                  LOC=R15 | IOSTANDARD=LVCMOS33; #IO L13N T2 MRCC 14
17 NET "baud[0]"
18 NET "baud[1]"
19 NET "baud[2]"
                                    LOC=R17 | IOSTANDARD=LVCMOS33; #IO L12N T1 MRCC 14
                                       LOC=T18 | IOSTANDARD=LVCMOS33; #IO L7N T1 D10 14
                                      LOC=U18 | IOSTANDARD=LVCMOS33; #IO L17N T2 A13 D29 14
20 NET "baud[3]"

LOC=R13 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_D07_14

21 #NET "sw<8>"

LOC=T8 | IOSTANDARD=LVCMOS18; #IO_L24N_T3_34

22 #NET "sw<9>"

LOC=U8 | IOSTANDARD=LVCMOS18; #IO_L5_34

23 #NET "sw<10>"

LOC=R16 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_RDWR_B_14

24 #NET "sw<11>"

LOC=T13 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_A03_D19_14

25 #NET "sw<12>"

LOC=H6 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_35

26 #NET "sw<13>"

LOC=U12 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_35

LOC=U12 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_A08_D24_14

27 #NET "sw<14>"

LOC=U11 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A09_D25_VREF_14

28 #NET "sw<15>"

LOC=V10 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_14
20 NET "baud[3]"
                                      LOC=R13 | IOSTANDARD=LVCMOS33; #IO L5N T0 D07 14
29
30
31
     ## Buttons
       #NET "cpu_resetn" LOC=C12 | IOSTANDARD=LVCMOS33; #IO_L3P_T0_DQS_AD1P_15
32
33
34 NET "rst"
                                  LOC=N17 | IOSTANDARD=LVCMOS33; #IO L9P T1 DQS 14
     #NET "btnd" LOC=P18 | IOSTANDARD=LVCMOS33; #IO_L9N_T1_DQS_D13_14
#NET "btnl" LOC=P17 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_14
#NET "btnr" LOC=M17 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_D15_14
#NET "btnu" LOC=M18 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_D05_14
35 #NET "btnd"
36
37
38
39
40
41
       ## LEDs
42 NET "leds<0>"
                                      LOC=H17 | IOSTANDARD=LVCMOS33; #IO L18P T2 A24 15
                                      LOC=K15 | IOSTANDARD=LVCMOS33; #IO L24P T3 RS1 15
43 NET "leds<1>"
44
     NET "leds<2>"
                                     LOC=J13 | IOSTANDARD=LVCMOS33; #IO L17N T2 A25 15
45 NET "leds<3>"
                                     LOC=N14 | IOSTANDARD=LVCMOS33; #IO L8P T1 D11 14
46 NET "leds<4>"
                                      LOC=R18 | IOSTANDARD=LVCMOS33; #IO L7P T1 D09 14
       NET "leds<5>"
                                      LOC=V17 | IOSTANDARD=LVCMOS33; #IO L18N T2 A11 D27 14
47
48 NET "leds<6>"
                                      LOC=U17 | IOSTANDARD=LVCMOS33; #IO L17P T2 A14 D30 14
49 NET "leds<7>"
                                     LOC=U16 | IOSTANDARD=LVCMOS33; #IO L18P T2 A12 D28 14
50 NET "leds<8>"
                                     LOC=V16 | IOSTANDARD=LVCMOS33; #IO L16N T2 A15 D31 14
                              LOC=V16 | IOSTANDARD=LVCMOS33; #IO_L10N_I2_AI3_D31_I4
LOC=T15 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_14
LOC=U14 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A05_D21_14
LOC=T16 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_DOUT_CSO_B_14
LOC=V15 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_CSI_B_14
LOC=V14 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_A04_D20_14
LOC=V12 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_A07_D23_14
       NET "leds<9>"
51
52 NET "leds<10>"
53 NET "leds<11>"
54 NET "leds<12>"
55 NET "leds<13>"
56 NET "leds<14>"
```

```
57
           NET "leds<15>"
                                                       LOC=V11 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS A06 D22 14
  58
  59
  60
         ##LEDs RGB
            #NET "led16_b" LOC=R12 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_D06_14

#NET "led16_g" LOC=M16 | IOSTANDARD=LVCMOS33; #IO_L10P_T1_D14_14

#NET "led16_r" LOC=N15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_14

#NET "led17_b" LOC=G14 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_ADV_B_15

#NET "led17_g" LOC=R11 | IOSTANDARD=LVCMOS33; #IO_0_14

#NET "led17_r" LOC=N16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_14
  61 #NET "led16 b"
  62 #NET "led16 g"
         #NET "led16 r"
  63
  64
          #NET "led17 b"
         #NET "led17 g"
  65
  66
  67
  68
  69
            ## 7 segment display
  70 #NET "ca" LOC=T10 | IOSTANDARD=LVCMOS33; #IO L24N T3 A00 D16 14
           #NET "cb"
                                                       LOC=R10 | IOSTANDARD=LVCMOS33; #IO 25 14
  71
                                                   LOC=K10 | IOSTANDARD=LVCMOS33; #IO_25_14

LOC=K16 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15

LOC=K13 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15

LOC=P15 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_14

LOC=T11 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A10_D26_14

LOC=L18 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_D04_14

LOC=H15 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A21_VREF_15
  72 #NET "cc"
  73 #NET "cd"
  74 #NET "ce"
  75 #NET "cf"
  76 #NET "cg"
  77 #NET "dp"
  78
                                                      LOC=J17 | IOSTANDARD=LVCMOS33; #IO L23P T3 FOE B 15
  79
         #NET "an<0>"
                                                   LOC=J17 | IOSTANDARD=LVCMOS33; #IO_L23F_I3_FOE_B_I3

LOC=J18 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_A01_D17_14

LOC=T9 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_A01_D17_14

LOC=J14 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A22_15

LOC=P14 | IOSTANDARD=LVCMOS33; #IO_L8N_T1_D12_14

LOC=T14 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_14

LOC=K2 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_35

LOC=U13 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_A02_D18_14
  80 #NET "an<1>"
  81 #NET "an<2>"
  82 #NET "an<3>"
  83 #NET "an<4>"
  84 #NET "an<5>"
  85 #NET "an<6>"
           #NET "an<7>"
  86
  87
  89
         ## Pmod Header JA
                                                      LOC=C17 | IOSTANDARD=LVCMOS33; #IO L20N T3 A19 15
  90 #NET "ja<1>"
           #NET "ja<2>" LOC=C17 | IOSTANDARD=LVCMOS33; #IO_L2N_T3_AIS_IS
#NET "ja<2>" LOC=D18 | IOSTANDARD=LVCMOS33; #IO_L21N_T3_DQS_A18_15
#NET "ja<3>" LOC=E18 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_15
#NET "ja<4>" LOC=G17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A23_15
#NET "ja<7>" LOC=D17 | IOSTANDARD=LVCMOS33; #IO_L16N_T2_A27_15
#NET "ja<8>" LOC=E17 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_A28_15
#NET "ja<9>" LOC=F18 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_A16_15
#NET "ja<10>" LOC=G18 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A17_15
  91 #NET "ja<2>"
  92 #NET "ja<3>"
         #NET "ja<4>"
  93
  94 #NET "ja<7>"
  95 #NET "ja<8>"
  96 #NET "ja<9>"
  97
  98
 99 ## Pmod Header JB
100 #NET "jb<1>"
                                                       LOC=D14 | IOSTANDARD=LVCMOS33; #IO L1P TO ADOP 15
                                                   LOC=F16 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_15
LOC=G16 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_15
LOC=H14 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_15
LOC=E16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_15
LOC=F13 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD9P_15
LOC=G13 | IOSTANDARD=LVCMOS33; #IO_D15
LOC=H16 | IOSTANDARD=LVCMOS33; #IO_D15
         #NET "jb<2>"
101
102 #NET "jb<3>"
103 #NET "jb<4>"
104 #NET "jb<7>"
105 #NET "jb<8>"
106 #NET "jb<9>"
107 #NET "jb<10>"
108
109 ## Pmod Header JC
                                                  LOC=K1 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_35

LOC=F6 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_VREF_35

LOC=J2 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_35

LOC=G6 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_35
110 #NET "jc<1>"
111 #NET "jc<2>"
112 #NET "jc<3>"
113 #NET "jc<4>"
```

```
114 #NET "jc<7>"
                                     LOC=E7 | IOSTANDARD=LVCMOS33; #IO L6P T0 35
115 #NET "jc<8>" LOC=J3 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_35

116 #NET "jc<9>" LOC=J4 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_35

117 #NET "jc<10>" LOC=E6 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD13P_35
118
119 ## Pmod Header JD
120 #NET "jd<1>"
                                       LOC=H4 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS 35
                                     LOC=H1 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_35
LOC=G1 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_35
LOC=G3 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_35
LOC=H2 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_35
LOC=G4 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_35
LOC=G2 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_35
LOC=F3 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_35
121 #NET "jd<2>"
122 #NET "jd<3>"
123 #NET "jd<4>"
124 #NET "jd<7>"
125 #NET "jd<8>"
126 #NET "jd<9>"
127 #NET "jd<10>"
128
129 ##Pmod Header JXADC
138
139
140
        ##VGA Connector
                                      LOC=A3 | IOSTANDARD=LVCMOS33; #IO L8N T1 AD14N 35
141 #NET "vga r<0>"
142 #NET "vga r<1>"
                                      LOC=B4 | IOSTANDARD=LVCMOS33; #IO L7N T1 AD6N 35
143 #NET "vga_r<2>" LOC=C5 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD4N_35
144 #NET "vga_r<3>" LOC=A4 | IOSTANDARD=LVCMOS33; #IO_L8P_T1_AD14P_35
145
146 #NET "vga_g<0>" LOC=C6 | IOSTANDARD=LVCMOS33; #IO_L1P_T0_AD4P_35

147 #NET "vga_g<1>" LOC=A5 | IOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_AD5N_35

148 #NET "vga_g<2>" LOC=B6 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD12N_35
149 #NET "vga g<3>"
                                       LOC=A6 | IOSTANDARD=LVCMOS33; #IO L3P TO DQS AD5P 35
150
151 #NET "vga_b<0>" LOC=B7 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD12P_35
152 #NET "vga_b<1>" LOC=C7 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_35
153 #NET "vga_b<2>" LOC=D7 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_35
154 #NET "vga_b<3>" LOC=D8 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_35
155
                                   LOC=B11 | IOSTANDARD=LVCMOS33; #IO L4P T0 15
156 #NET "vga hs"
        #NET "vga vs"
                                       LOC=B12 | IOSTANDARD=LVCMOS33; #IO L3N TO DQS AD1N 15
157
158
159
160 ##Micro SD Connector
169
170
```

```
171 ##PWM Audio Amplifier
172 #NET "aud_pwm" LOC=A11 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_15
173 #NET "aud_sd" LOC=D12 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_15
174
175
176 ##Accelerometer
##Accelerometer

177 #NET "acl_miso" LOC=E15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_15

178 #NET "acl_mosi" LOC=F14 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_AD9N_15

179 #NET "acl_sclk" LOC=F15 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_15

180 #NET "acl_csn" LOC=D15 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_15

181 #NET "acl_int<1>" LOC=B13 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD8P_15

182 #NET "acl_int<2>" LOC=C16 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_A20_15
183
184
185
       ##Temperature Sensor
186 #NET "tmp_ct" LOC=B14 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD8N_15
187 #NET "tmp_int" LOC=D13 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_15
188 #NET "tmp_scl" LOC=C14 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD0N_15
189 #NET "tmp_sda" LOC=C15 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_15
190
191
192
      ##USB-RS232 Interface
195 NET "Tx" LOC=D4 | IOSTANDARD=LVCMOS33; #IO L11N T1 SRCC 35
         NET "Rx" LOC=C4 | IOSTANDARD=LVCMOS33; #IO_L7P_T1_AD6P_35
196
197
198
199 ##Omnidirectional Microphone
200 #NET "m_clk" LOC=J5 | IOSTANDARD=LVCMOS33; #IO_25_35
201 #NET "m_data" LOC=H5 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_35
202 #NET "m_lrsel" LOC=F5 | IOSTANDARD=LVCMOS33; #IO_0_35
203
204
205 ##USB HID (PS/2)
                                       LOC=F4 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_35
LOC=B2 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_AD15N_35
206 #NET "ps2_clk"
207 #NET "ps2_data"
208
209
210 ##Quad SPI Flash
216
217
218 ##SMSC Ethernet PHY
```

Tue May 01 10:41:14 2018

228	#NET "eth_rstn"	LOC=B3   IOSTANDARD=LVCMOS33; #IO_L10P_T1_AD15P_35
229	#NET "eth_txen"	LOC=B9   IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_16
230	#NET "eth_rxerr"	LOC=C10   IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_16
231		