```
1
     `timescale 1ns / 1ps
     /***********************
     * File Name: Tx top.v
 3
 4
     * Project: Tx Machine
     * Designer: Marc Cabote
 5
 6
     * Email: marcdominic011@gmail.com
 7
     * Rev. Date: 10 March, 2018
 8
9
      * Purpose: The transmit engine has the logic needed to communicate with a
               computer using UART. For the terminal to have a stable connection
10
               in order to output the proper characters, the program-Realterm-
11
12
               should know what the setting is for the transmit engine—it should
1.3
               know the baud rate, odd or even parity and number of bits.
14
               If the program settings match the FPGA, it will then show
               "CSULB CECS 460 - [LINECOUNTER] <CR> <LF>".
15
16
17
      * Notes: - This module has an asynchronous reset input.
18
      *********************
19
    module Tx top(input clk, rst, eight, pen, ohel,
20
21
                  input [3:0] baud,
22
                 output [15:0] reads, writes,
23
                 output [15:0] leds,
24
                 output Tx);
25
26
          wire load;
2.7
          wire rst out; //aiso wire
28
          wire TxRdy; //Tx wire
29
          wire ped out; //ped wire
30
          wire sr out; //sr flop wire
31
          wire interrupt ack, write strobe, read strobe;//TB wires
32
          wire [15:0] port id, in port;
33
          wire [15:0] out port;
34
35
          // assign load
36
          assign load = (port id == 16'h0000) & (write strobe);
37
          //leds for debugging
38
          assign leds = out port[15:0];
39
40
                         aiso (.clk(clk),
          aiso
41
                               .rst(rst),
42
                               .rst out(rst out));
43
44
          transmitEngine
                           tx (.clk(clk),
45
                               .rst(rst out),
46
                               .load(load),
47
                               .eight(eight),
48
                               .pen(pen),
49
                               .ohel(ohel),
50
                               .out port(out port[7:0]),
51
                               .baud(baud),
52
                               .TxRdy(TxRdy),
53
                               .Tx(Tx));
54
55
          ped
                           ped(.clk(clk),
56
                               .rst(rst out),
57
                               .signal(TxRdy),
```

Mon Mar 12 23:54:12 2018

```
Tx_top.v
 58
                                    .pulse(ped_out));
 59
 60
                            srflop(.clk(clk),
             srflop
 61
                                    .rst(rst out),
 62
                                    .s(ped out),
 63
                                    .r(interrupt ack),
                                    .srOut(sr_out));
 64
 65
 66
             tramelblaze top
                                TB(.CLK(clk),
 67
                                    .RESET(rst out),
                                    .IN PORT(in port),
 68
 69
                                    .INTERRUPT(sr_out),
 70
                                    .OUT PORT(out port),
 71
                                    .PORT ID(port id),
 72
                                    .READ STROBE (read strobe),
 73
                                    .WRITE STROBE(write strobe),
 74
                                    .INTERRUPT ACK(interrupt ack));
 75
 76
 77
       endmodule
```

78