```
1
    `timescale 1ns / 1ps
    /************************
2
3
    * File Name: transmitEngine.v
 4
     * Project: Tx Machine
5
     * Designer: Marc Cabote
6
     * Email: marcdominic011@gmail.com
7
     * Rev. Date: 10 March, 2018
8
9
     * Purpose: The transmit engine has the logic needed to communicate with a
             computer using UART. For the terminal to have a stable connection
10
             in order to output the proper characters, the program-Realterm-
11
12
             should know what the setting is for the transmit engine—it should
1.3
             know the baud rate, odd or even parity and number of bits.
14
             If the program settings match the FPGA, it will then show
             "CSULB CECS 460 - [LINECOUNTER] <CR> <LF>".
15
16
     * Notes: - This module has an asynchronous reset input.
17
1.8
     ********************
19
    module transmitEngine(input clk, rst, eight, pen, ohel, load,
2.0
21
                      input [7:0] out port,
22
                      input [3:0] baud,
23
                      output reg TxRdy, Tx);
2.4
25
       wire ep, op, btu, done;
26
2.7
       reg doit, load d1, bit10, bit9;
28
       reg [7:0] ldata;
29
       reg [3:0] bit count, bit counter;
30
       reg [10:0] shift out;
31
       reg [18:0] bit time count, bit time counter, k;
32
33
34
       35
       // TxRdy RS Flop
36
       37
       always @(posedge clk, posedge rst)
38
         begin
39
           if(rst)
              TxRdy <= 1; else // high at reset</pre>
40
           if(done==1 && load==1)
41
42
              TxRdy <= TxRdy; else
43
           if (done)
44
              TxRdy <= 1; else</pre>
45
           if (load)
46
              TxRdy <= 0;
47
           else
48
              TxRdy <= TxRdy;
49
          end
50
51
      52
      // Doit RS Flop
5.3
      54
55
      always @(posedge clk, posedge rst)
56
         begin
57
           if(rst)
```

```
58
             doit <= 0; else</pre>
59
           if (done==1 && load d1==1)
60
             doit <= doit; else</pre>
61
           if (done)
             doit <= 0; else</pre>
62
           if(load d1)
63
              doit <= 1;
64
65
66
             doit <= doit;</pre>
67
          end
68
69
       70
       // 8-bit Loadable Register
71
       72
       always @(posedge clk, posedge rst)
7.3
         begin
74
           if(rst)
75
              ldata <= 0;</pre>
76
77
             ldata <= out port;</pre>
78
         end
79
80
81
       82
       // Baud Decoder
83
       84
       always @(*) begin
85
           case (baud)
              4'b0000: k = 333333; //300
86
87
              4'b0001: k = 83333; //1200
              4'b0010: k = 41667; //2400
88
             4'b0011: k = 20833; //4800
89
             4'b0100: k = 10417; //9600
90
91
             4'b0101: k = 5208;
                              //19200
92
             4'b0110: k = 2604;
                             //38400
93
             4'b0111: k = 1736;
                             //57600
             4'b1000: k = 868;
94
                             //115200
9.5
             4'b1001: k = 434;
                             //230400
96
              4'b1010: k = 217;
                             //460800
              4'b1011: k = 109;
97
                              //921600
98
              default: k = 3333333;
99
           endcase
100
       end
101
102
       103
       //Bit Time Counter
104
       105
       assign btu = (bit time count == k);
106
107
       always @(posedge clk, posedge rst)begin
108
           if(rst)
109
             bit time count <= 0;</pre>
110
111
             bit time count <= bit time counter;</pre>
112
         end
113
114
       always @(*)begin
```

```
115
            case ({doit,btu})
116
              0: bit time counter = 0;
117
              1: bit time counter = 0;
118
              2: bit time counter = bit time count + 1;
119
              3: bit time counter = 0;
120
            endcase
121
         end
122
123
       124
       //Bit Counter
125
       126
       assign done = (bit count == 11);
127
128
       always @(posedge clk, posedge rst)begin
129
            if(rst)
130
              bit count <= 0;
131
132
              bit count <= bit counter;</pre>
133
         end
134
135
       always @(*)begin
            case ({doit,btu})
136
137
              0: bit counter = 0;
138
              1: bit counter = 0;
139
              2: bit counter = bit count;
140
              3: bit counter = bit count + 1;
141
            endcase
142
         end
143
144
       145
       // Parity Decoder
       146
       assign ep = eight ? (^ldata) : ^(ldata[6:0]);
147
148
       assign op = eight ? !(^ldata[6:0]));
149
150
       always @*
151
       begin
152
         case ({eight,pen,ohel})
153
            0: \{bit10, bit9\} = \{1'b1, 1'b1\};
            1: {bit10,bit9} = {1'b1, 1'b1};
154
155
            2: \{bit10, bit9\} = \{1'b1, ep\};
156
            3: \{bit10, bit9\} = \{1'b1, op\};
157
            4: {bit10,bit9} = {1'b1, ldata[7]};
            5: {bit10,bit9} = {1'b1, ldata[7]};
158
159
            6: {bit10,bit9} = {ep, ldata[7]};
160
            7: \{bit10, bit9\} = \{op, ldata[7]\};
161
            default: {bit10,bit9} = {1'b1,1'b1};
162
         endcase
163
        end
164
165
       166
       // LoadD1 D Flop
167
       //-----
168
       always @(posedge clk, posedge rst)
169
         begin
170
            if(rst)
171
              load d1 <= 0;
```

Mon Mar 12 23:55:03 2018

## transmitEngine.v

```
172
            else
173
              load d1 <= load;</pre>
174
          end
175
176
       //-----
       // Shift Register
177
178
       //-----
179
       always @(posedge clk, posedge rst)begin
180
          if(rst)
181
            shift out <= 11'b11111111111; else</pre>
182
          if(load d1)
183
            shift out <= {bit10, bit9, ldata[6:0], 1'b0, 1'b1}; else</pre>
184
185
            shift out <= {1'b1, shift out[10:1]};</pre>
186
        end
187
        always @(*)begin
188
189
         Tx = shift out[0];
190
        end
191
192
193
    endmodule
194
```