```
1
    `timescale 1ns / 1ps
2
    3
    // Company:
 4
5
    // Engineer:
 6
    //
7
    // Create Date:
                     21:17:36 02/04/2018
8
    // Design Name:
                     tramelblaze top
    // Module Name:
                   F:/Spring2018/CECS460/project1/project1 460/tramelblaze tb.v
9
    // Project Name: project1 460
10
    // Target Device:
11
12
    // Tool versions:
1.3
    // Description:
14
    //
    // Verilog Test Fixture created by ISE for module: tramelblaze top
15
16
    //
17
    // Dependencies:
    //
18
19
    // Revision:
20
    // Revision 0.01 - File Created
    // Additional Comments:
21
22
23
    24
25
    module tramelblaze tb;
26
27
       // Inputs
28
       req CLK;
29
       reg RESET;
       reg [15:0] IN PORT;
30
       req INTERRUPT;
31
32
33
       // Outputs
34
       wire [15:0] OUT PORT;
35
       wire [15:0] PORT ID;
36
       wire READ STROBE;
       wire WRITE STROBE;
37
38
       wire INTERRUPT ACK;
39
40
       // Instantiate the Unit Under Test (UUT)
       tramelblaze top uut (
41
          .CLK(CLK),
42
43
          .RESET (RESET),
44
          .IN PORT(IN PORT),
45
          .INTERRUPT (INTERRUPT),
46
47
          .OUT PORT (OUT PORT),
          .PORT ID (PORT ID),
48
49
          .READ STROBE (READ STROBE),
50
          .WRITE STROBE (WRITE STROBE),
          .INTERRUPT ACK (INTERRUPT ACK)
51
52
       );
53
54
    // setup clock
55
    always #5 CLK = ~CLK;
56
57
    //initialize the clock and assert reset
```

Wed Feb 07 18:17:05 2018

tramelblaze_tb.v

```
58
     initial
59
60
       begin
        CLK = 0;
61
62
        IN PORT = 0;
        INTERRUPT = 0;
63
64
        RESET = 1;
65
66
        #100
        RESET = 0;
67
        repeat(10)
68
69
           begin
70
71
           #1000
72
           @(posedge CLK)
73
           INTERRUPT = 1;
74
           @(posedge INTERRUPT_ACK)
75
           INTERRUPT = 0;
76
           end
77
        end
78
79
     endmodule
80
81
```