```
//***********************//
 1
    // This document contains information proprietary to the
 3
    // CSULB student that created the file - any reuse without
                                                                      //
    // adequate approval and documentation is prohibited
                                                                      //
 4
 5
     //
                                                                      //
    // Class: CECS 460
 6
                                                                      //
 7
     // Project name: TRAMBLAZE PROCESSOR
                                                                      11
    // File name: tramelblaze.v
 8
                                                                      //
    // Release: 1.0 Release Date 17Feb2016
 9
                                                                      //
   // Release: 1.1 Release Date 25Feb2016
                                                                      //
10
    // Release: 1.4 Release Date 04Mar2016
                                                                      //
11
12
    // Release: 1.5 Release Date 17Mar2016
                                                                      //
13
    // Release: 1.6 Release Date 04May2016
                                                                      //
14
    // Release: 2.0 Release Date 29Aug2016
                                                                      //
    // Release: 3.0 Release Date 02mar2017
                                                                      //
15
    // Release: 3.1 Release Date 30mar2017
                                                                      //
16
   // Release: 4.0 Release Date 23aug2017
17
                                                                      //
    //
                                                                      //
18
    // Created by John Tramel on 25January2016.
19
                                                                      //
    // Copyright 2016 John Tramel. All rights reserved.
20
                                                                      //
21
    // Copyright 2017 John Tramel. All rights reserved.
                                                                      //
2.2
    //
                                                                      //
23
    // Abstract: Top level for TRAMBLAZE processor
                                                                      //
24
    // Edit history: 2016JAN25 - created
                                                                      //
25
    //
                      2016FEB25 - corrected SHIFT/ROTATE
                                                                      //
    //
26
                      made sure that CARRY set correctly
                                                                      //
    //
2.7
                     2016FEB29 - added MEMHIOL
                                                                      //
28
    //
                     MEMHIOL=1 memory access, =0 I/O access
                                                                      //
                    added 512 x 16 scratchpad ram
added 1st FETCH/STORE States
2016MAR03 - 512x16 scratch ram debugged
2016MAR03 - 512x16 scratch ram debugged
2016MAR17 - 128x16 stack ram debugged
04May2016 - Stack RAM address fix
                                                                      //
29
    //
30
    //
                                                                      //
                                                                     //
31
   //
32 //
                                                                     //
33
    //
                                                                      //
34
    //
                                                                      //
35
    //
                     28Feb2017 - Removed MEMHIOL
                                                                      //
36
    //
                     30Mar2017 - Fixed NOP -thanks Chou Thao
                                                                      //
37
    //
                                                                      //
3.8
    // In submitting this file for class work at CSULB
                                                                      //
39 // I am confirming that this is my work and the work
                                                                      //
    // of no one else.
                                                                      //
40
41
42
    // In the event other code sources are utilized I will
                                                                      //
4.3
    // document which portion of code and who is the author
                                                                      //
    //
                                                                      //
44
45
    // In submitting this code I acknowledge that plagiarism
    // in student project work is subject to dismissal from the class //
46
    //**********************//
47
48
49
    `timescale 1ns/1ns
50
    module tramelblaze (CLK, RESET, IN PORT, INTERRUPT,
51
                        OUT PORT, PORT ID, READ STROBE, WRITE STROBE, INTERRUPT ACK,
52
53
                        ADDRESS, INSTRUCTION);
54
                 CLK;
55
   input
56 input
                 RESET;
57 input [15:0] IN PORT;
```

```
58
     input
                 INTERRUPT;
59
 60
     output [15:0] OUT PORT;
     output [15:0] PORT ID;
 61
     output READ STROBE;
 62
                 WRITE STROBE;
 63
     output
                 INTERRUPT ACK;
 64
     output
 65
     output [11:0] ADDRESS;
 66
     input [15:0] INSTRUCTION;
 67
 68
 69
         [15:0] inst reg;
                                             // instruction register
     reg
 70
     req
           [15:0] const reg;
                                              // constant register
71
           [15:0] pc;
                                              // program counter
     reg
         [15:0] regfile [0:15];
                                               // 16 x 16 register file
 72
     req
73
     reg [16:0] alu out;
                                              // output of ALU
 74
     reg [16:0] alu out reg;
                                              // output of ALU registered
         [ 3:0] stateX, stateQ;
 75
                                              // state machine variable
   reg
 76
     wire
          [11:0] ADDRESS;
                                              // ADDRESS to instruction memory
77 reg [15:0] address mux;
                                              // mux to select next address
 78 reg
                int enable;
                                              // enable interrupt
                 int proc;
 79
                                              // processor interrupt
     req
 80
     wire
                 carryPX;
                                              // preserve carry bit
81
                                              // preserve carry bit
                 carryPQ;
82
                 zeroPX;
                                              // preserve zero bit
     wire
                                              // preserve zero bit
83
                  zeroPQ;
     req
                zeroX, zeroQ;
carryX, carryQ;
84
                                              // flag
   reg
85 reg
                                              // flag
                 loadKX,loadKQ;
 86
                                              // load constant register
     reg
                 ldirX,ldirQ;
                                              // load instruction register
 87
     req
 88
                                              // load constant register
     wire
                 ldk;
 89
                                              // load program counter
    req
                 ldpcX,ldpcQ;
                                              // load carry and zero registers
 90
     req
                 ldflagX,ldflagQ;
                                           // preserve load carry and zero registers
 91
                 ldflagPX,ldflagPQ;
    reg
 92 reg
                                              // write register file
                 wtrfX,wtrfQ;
                                              // write scratchpad ram
 93
                 wtsrX,wtsrQ;
   reg
                                              // select alu operand b
 94
     req
                  sel alubX, sel alubQ;
 95
                 pushX,pushQ;
                                              // push pc address onto stack
    reg
96
    req
                  popX,popQ;
                                              // pop pc address from stack
                                              // enable interrupts
 97
                  enintX,enintQ;
     reg
                                              // disable interrupts
 98
                  disintX, disintQ;
     req
           [1:0] sel_pcX, sel_pcQ;
                                              // select pc source
99 req
100
                 sel portidX,sel portidQ;
                                              // select source for port id
     req
            [2:0] sel rfwX, sel rfwQ;
                                              // select reg write data source
101
     req
                                            // select source to change zero/carry
102
            [2:0] flag selX,flag selQ;
    reg
103
            [4:0] alu opX, alu opQ;
                                              // select which operation alu does
   reg
                  enableportidX, enableportidQ;  // allow port id to switch
104
    reg
                  enableinportX,enableinportQ; // allow in port to be read
105
     req
106 reg
                 enableoutportX, enableoutportQ; // allow out port to switch
107
     req
                 writestrobeX,writestrobeQ;
                                              // set write strobe output
108
     reg
                 interruptackX,interruptackQ; // interrupt acknowledge
109
     req
110
    wire [15:0] pc min1;
                                              // program counter minus one
     wire [15:0] stackWdata;
                                               // data written into stack
111
112
113 wire [6:0] opcode;
                                               // current opcode being executed
114 wire [3:0] regX adrs, regY adrs;
                                              // address to x and y registers
```

Wed Feb 07 18:14:43 2018

```
115
     reg [15:0] rf wdata;
                                              // data to write into register file
116
     wire [15:0] stackRdata;
                                            // contents of stack pointed to (last write)
117
   wire [15:0] alu a;
                                               // input to ALU A
     wire [15:0] alu b;
118
                                               // input to ALUB
119
                 INTERRUPT ACK;
     wire
120
     wire
                 READ STROBE;
                 WRITE STROBE;
121
     wire
     wire [15:0] regA;
122
                                              // output of register file - A
123 wire [15:0] regB;
                                              // output of register file - B
                                                    // scratch pad ram output
124
   wire [15:0] scratch dout;
     wire [8:0] scratch adrs;
125
     wire [15:0] scratch_din;
126
127
     wire [ 6:0] stackAdrs;
128
     reg [ 6:0] stackPointQ;
     wire [ 6:0] stackPointD;
129
130
131
     // assume instruction memory is 8K deep (000 - FFF)
132
133
     parameter INTERRUPT ADDRESS = 16'H0FFE;
134
135
     // parameters for STATES
136
137
     parameter FETCH = 5'H00, DECODE = 5'H01, SECOND = 5'H02, THIRD = 5'H03, EXECUTE =
     5'H04,
              ENDIT = 5'H05, ENDCALL = 5'H06, ENDRET = 5'H07, ENDRET2 = 5'H08, ENDRET3 =
138
     5'H09,
139
              OUTPUT XK 2 = 5'HOA, OUTPUT XY 2 = 5'HOB, INPUT XP 2 = 5'HOC, INPUT XY 2 = 5
     5'HOD,
140
              FETCH XK 2 = 5'HOE, FETCH XY 2 = 5'HOF, STORE XK 2 = 5'H10, STORE XY 2 = 5
     5'H11;
141
     // parameters for ALU OPERATIONS
142
143
144
     parameter NOTHING = 5'H00, ADD = 5'H01, ADDC = 5'H02, AND = 5'H03,
145
              SUB = 5'H04, OR = 5'H05, RLX = 5'H06, RRX = 5'H07,
                     = 5'H08, SL1X = 5'H09, SLAX = 5'H0A, SLXX = 5'H0B,
146
                     = 5'HOC, SR1X = 5'HOD, SRAX = 5'HOE, SRXX = 5'HOF,
147
               SR0X
148
              XOR
                     = 5'H10, SUBC = 5'H11;
149
150
     // parameters for OPCODES
151
     //
152
                        = 7'H00, ADD XK = 7'H02, ADD XY = 7'H04,
     parameter NOP
153
              ADDCY XK
                       = 7'H06, ADDCY XY = 7'H08, AND XK
                                                               = 7'HOA
                        = 7'HOC, CALL AAA = 7'HOE, CALLC AAA = 7'H10,
154
              AND XY
155
              CALLNC AAA = 7'H12, CALLZ AAA = 7'H14, CALLNZ AAA = 7'H16,
156
              COMP XK = 7'H18, COMP XY = 7'H1A, DISINT
                                                              = 7'H1C,
                        = 7'H1E, INPUT XY = 7'H2O, INPUT XP = 7'H22,
157
              ENINT
              JUMP AAA = 7'H24, JUMPC AAA
                                           = 7'H26, JUMPNC AAA = 7'H28,
158
159
              JUMPZ AAA = 7'H2A, JUMPNZ AAA = 7'H2C, LOAD XK
                                                               = 7'H2E,
160
             LOAD XY = 7'H30, OR XK
                                             = 7'H32, OR XY
                                                                = 7'H34,
              OUTPUT XY = 7'H36, OUTPUT XK
                                             = 7'H38, RETURN
                                                                = 7'H3A
161
                         = 7'H3C, RETURN NC
                                             = 7'H3E, RETURN Z
              RETURN C
                                                                = 7'H40,
162
163
              RETURN NZ = 7'H42, RETURN DIS = 7'H44, RETURN EN = 7'H46,
              RL X = 7'H48, RR X = 7'H4A, SLO X
164
                                                             = 7'H4C
                        = 7'H4E, SLA X
                                            = 7'H50, SLX X
              SL1 X
                                                               = 7'H52,
165
                        = 7'H54, SR1_X
                                            = 7'H56, SRA X
166
              SR0 X
                                                                = 7'H58,
167
                         = 7'H5A, SUB XK
                                            = 7'H5C, SUB XY
                                                               = 7'H5E,
              SRX X
```

```
SUBC_XK = 7'H60, SUBC_XY = 7'H62, TEST_XK
TEST XY = 7'H66, XOR_XK = 7'H68, XOR_XY
168
                                                                = 7'H64
169
                                                               = 7'H6A,
               FETCH XK = 7'H70, FETCH XY = 7'H72, STORE XK = 7'H74,
170
               STORE XY
                         = 7'H76;
171
172
173
     assign READ STROBE = readstrobeQ;
     assign WRITE STROBE = writestrobeQ;
174
175
     assign INTERRUPT ACK = interruptackQ;
176
177
     // address register - PC //
178
179
     180
181
     assign ADDRESS = pc[11:0];
182
183
     always @(posedge CLK, posedge RESET)
184
       if (RESET)
185
           pc <= 16'b0;
186
        else
187
           if (ldpcQ)
188
              pc <= address mux;</pre>
189
190
     always @(*)
191
       case(sel pcQ)
192
           2'b00: address mux = pc + 16'b1;
193
           2'b01: address mux = stackRdata;
194
           2'b10: address mux = const reg;
195
           2'b11: address mux = INTERRUPT ADDRESS;
196
        endcase
197
     198
199
     // address stack
     200
201
202
     assign ldsp = popQ | pushQ;
203
     always @(posedge CLK, posedge RESET)
204
205
             if (RESET) stackPointQ <= 7'b0; else</pre>
206
             if (ldsp) stackPointQ <= stackPointD;</pre>
207
208
     assign pc min1 = pc - 16'b1;
209
     assign stackWdata = int proc ? pc min1 : pc;
210
211
     assign stackAdrs = pushQ ? stackPointQ
212
                                            : stackPointQ - 7'b1;
     assign stackPointD = pushQ ? stackAdrs + 7'b1 : stackAdrs;
213
214
215
     stack ram stkr (
216
            .addra(stackAdrs),
217
             .dina(stackWdata),
218
             .wea(pushQ),
219
             .clka(CLK),
220
             .douta(stackRdata)
221
             );
222
223
     224
     // instruction register //
```

```
225
     226
227
     assign opcode = inst reg[14:8];
                                          // opcode for instruction decode
228
     assign regY adrs = inst reg[7:4];
229
     assign regX adrs = inst reg[3:0];
230
     assign ldk = inst reg[15] && (stateQ==DECODE);
231
232
     always @(posedge CLK, posedge RESET)
233
       if (RESET) inst reg <= 16'b0; else</pre>
234
        if (ldirQ) inst reg <= INSTRUCTION;</pre>
235
236
     237
     // constant register
238
     239
240
     always @(posedge CLK, posedge RESET)
241
       if (RESET) const req <= 16'b0; else
        if (loadKQ) const reg <= INSTRUCTION;</pre>
242
243
244
     245
     // interrupt control
246
     247
248
     always @(posedge CLK, posedge RESET)
249
        if (RESET)
                    int enable <= 1'b0; else</pre>
        if (enintQ) int enable <= 1'b1; else</pre>
250
2.51
        if (disintQ) int enable <= 1'b0;</pre>
252
253
     always @(posedge CLK, posedge RESET)
254
        if (RESET)
                                   int proc <= 1'b0; else</pre>
255
        if (INTERRUPT ACK)
                                   int proc <= 1'b0; else</pre>
        if (int enable & INTERRUPT) int proc <= 1'b1;</pre>
256
257
258
     259
     // register file operations //
260
     261
262
     assign regA = regfile[regX adrs];
     assign regB = regfile[regY adrs];
263
264
265
     always @(*)
266
            case (sel rfwQ)
267
                    3'b000: rf wdata = alu out[15:0];
                    3'b001: rf wdata = IN PORT & {16{enableinportQ}};
268
                    3'b010: rf wdata = const_reg;
269
270
                    3'b011: rf wdata = regB;
271
                    3'b100: rf wdata = scratch dout;
272
                   default: rf wdata = alu out[15:0];
273
                    endcase
274
275
     always @(posedge CLK, posedge RESET)
276
        if (RESET) begin
277
          regfile[0] <= 16'b0;
278
           regfile[1] <= 16'b0;
           regfile[2] <= 16'b0;
279
280
           regfile[3] <= 16'b0;
281
           regfile[4] <= 16'b0;
```

```
282
           regfile[5] <= 16'b0;
283
           regfile[6] <= 16'b0;
284
           regfile[7] <= 16'b0;
           regfile[8] <= 16'b0;
285
286
           regfile[9] <= 16'b0;
287
           regfile[10] <= 16'b0;
           regfile[11] <= 16'b0;
288
289
           regfile[12] <= 16'b0;
290
           regfile[13] <= 16'b0;
           regfile[14] <= 16'b0;
291
           regfile[15] <= 16'b0;
292
293
           end else
294
        if (wtrfQ) begin
295
           regfile[regX adrs] <= rf wdata;</pre>
296
           end
297
     298
299
     // CARRY/ZERO operations
300
     301
302
     assign zeroPX = zeroQ;
303
     assign carryPX = carryQ;
304
305
     always @(posedge CLK, posedge RESET)
306
        if (RESET)
                     {zeroPQ,carryPQ} <= 2'b0; else
        if (ldflagPQ) {zeroPQ,carryPQ} <= {zeroPX,carryPX};</pre>
307
308
309
     always @(posedge CLK, posedge RESET)
310
        if (RESET)
                     {zeroQ,carryQ} <= 2'b0; else
311
        if (ldflagQ) {zeroQ,carryQ} <= {zeroX,carryX};</pre>
312
313
     always @(*)
314
        case(flag selQ)
315
           3'h0: {zeroX, carryX} = {zeroQ, carryQ};
           3'h1: {zeroX, carryX} = {~|alu out[15:0],1'b0};
316
317
           3'h2: {zeroX, carryX} = {~|alu out[15:0],alu out[16]};
           3'h3: {zeroX, carryX} = {zeroPQ, carryPQ};
318
319
           3'h4: {zeroX, carryX} = {~|alu out[15:0],alu out[15]};
320
           3'h5: \{zeroX, carryX\} = \{ \sim | alu out[15:0], alu out[0] \};
           3'h6: {zeroX, carryX} = {~|(alu a & alu b),^(alu a & alu b)};
321
322
        default: {zeroX, carryX} = {zeroQ, carryQ};
323
           endcase
324
     325
     // ALU operations
326
327
     328
329
     assign alu a = regA;
330
     assign OUT PORT = regA & {16{enableoutportQ}}};
331
     assign alu b = (sel alubQ) ? const reg : regB;
     assign PORT ID = (sel portidQ) ? (const reg & {16{enableportidQ}}) : (alu b & {16{
332
     enableportidQ}});
333
     always @(posedge CLK, posedge RESET)
334
335
        if (RESET) alu out reg <= 17'b0;</pre>
336
        else
                   alu out reg <= alu out;
337
```

```
338
     always @(*)
339
        case(alu opQ)
340
           NOTHING: alu out = alu out reg;
                                                                // noop so no change
                    alu out = alu a + alu b;
                                                                // ADD
341
342
                    alu out = alu a + alu b + carryQ;
                                                                // ADDC
           ADDC:
           SUB:
343
                    alu out = alu a - alu b;
                                                                // SUB (COMP)
344
                    alu out = alu a - alu b - carryQ;
                                                                // SUBC
           SUBC:
                                                                // AND
345
           AND:
                    alu out = alu a & alu b;
346
           OR:
                    alu out = alu a | alu b;
                                                                // OR
           XOR:
                   alu out = alu a ^ alu b;
                                                                // XOR
347
                   alu out = {alu a[15],alu a[14:0],alu a[15]}; // RL rX
           RLX:
348
349
           RRX:
                    alu out = {alu a[ 0],alu a[0],alu a[15:1]};  // RR rX
                    alu out = {alu a[15],alu a[14:0],1'b0};
350
           SLOX:
                                                                // SLO rX
351
           SL1X:
                   alu out = {alu a[15],alu a[14:0],1'b1};
                                                                // SL1 rX
                                                                // SLA rX
                    alu out = {alu a[15],alu a[14:0],carryQ};
352
           SLAX:
353
           SLXX:
                  alu out = {alu a[15],alu a[14:0],alu a[0]}; // SLX rX
                  alu out = {alu a[ 0],1'b0,alu a[15:1]};
354
           SR0X:
                                                               // SR0 rX
                    alu out = {alu a[ 0],1'b1,alu a[15:1]};
                                                                // SR1 rX
355
           SR1X:
356
           SRAX:
                    alu out = {alu a[ 0], carryQ, alu a[15:1]};
                                                                // SRA rX
357
           SRXX:
                    alu out = {alu a[ 0],alu a[15],alu a[15:1]}; // SRX rX
358
         default: alu out = 16'b0;
359
        endcase
360
361
     // Scratchpad RAM Instance //
362
     // 512x16 Scratchpad Memory //
363
364
     365
366
     assign scratch din = alu a;
367
     assign scratch adrs = alu b[8:0];
368
369
     scratch ram sr (
370
        .clka(CLK),
371
        .wea(wtsrQ),
372
        .addra(scratch adrs),
373
        .dina(scratch din),
374
        .douta(scratch dout)
375
        );
376
377
     // Instruction Control Logic //
378
     379
380
381
382
     always @(posedge CLK, posedge RESET)
383
       if (RESET) begin
384
           stateQ <= FETCH;</pre>
                                            // start up state variable
                                            // load instruction register
385
           ldirQ <= 1'b1;</pre>
386
           ldpcQ <= 1'b1;</pre>
                                            // load program counter
387
           ldflagQ <= 1'b0;
                                           // load carry and zero registers
           ldflagPQ <= 1'b0;</pre>
                                           // load preserve carry and zero registers
388
389
           loadKQ <= 1'b0;</pre>
                                            // load constant register
           wtrfQ <= 1'b0;
                                           // write register file
390
           wtsr0 <= 1'b0;
                                           // write scratch pad ram
391
                                            // select alu operand b
           sel alubQ <= 1'b0;
392
393
           pushQ <= 1'b0;</pre>
                                            // push pc address onto stack
394
           popQ <= 1'b0;</pre>
                                            // pop pc address from stack
```

```
// enable interrupts
395
           enintQ \le 1'b0;
            disintQ <= 1'b0;</pre>
                                               // disable interrupts
396
                                           // disable interrupts
// select pc source
// select source for port id
// select reg write data source
// select source to change zero/carry
// select which operation alu does
// allow port id to switch
// allow in port to be read
// allow out port to switch
// set read strobe output
// set write strobe output
397
            sel pcQ <= 2'b0;
398
            sel portidQ <= 1'b0;
399
            sel rfwQ \leq 3'b0;
            flag selQ <= 2'b0;</pre>
400
401
            alu opQ <= 5'b0;
            enableportidQ <= 1'b0;</pre>
402
403
            enableinportQ <= 1'b0;</pre>
            enableoutportQ <= 1'b0;</pre>
404
            readstrobeQ <= 1'b0;</pre>
405
            writestrobeQ <= 1'b0;
                                             // set write strobe output
// set interrupt ack
406
407
            interruptackQ <= 1'b0;</pre>
408
409
      else
410
           begin
           411
           stateQ <= stateX;</pre>
           ldirQ <= ldirX;</pre>
412
413
           ldflagQ <= ldflagX;</pre>
414
415
           ldflagPQ <= ldflagPX;</pre>
416
417
418
           wtsrQ <= wtsrX;
419
420
421
           popQ <= popX;</pre>
           enintQ <= enintX;</pre>
422
           // enable interrupts
423
424
425
426
            flag_selQ <= flag_selX; // select source to change zero/carry
427
428
            alu opQ <= alu opX;</pre>
                                                 // select which operation alu does
            enableportidQ <= enableportidX;  // allow port id to switch</pre>
429
            enableinportQ <= enableinportX;  // allow in port to be read</pre>
430
            enableoutportQ <= enableoutportX; // allow out port to switch</pre>
431
432
            writestrobeQ <= writestrobeX; // set write strobe output</pre>
433
434
            interruptackQ <= interruptackX;  // set interrupt ack</pre>
435
            end
436
437
      438
      // State Machine Decision Making Block //
439
      440
441
     always@(*)
442
      begin
443
         ldirX = 1'b0;
                                         // load instruction register
                                         // load program counter
444
        ldpcX = 1'b0;
        ldflagX = 1'b0;
                                          // load carry and zero registers
445
                                  // load carry and zero registers
// load preserve carry and zero registers
// load constant register
// write register file
// write scratch pad ram
// select alu operand b
        ldflagPX = 1'b0;
446
        loadKX = 1'b0;
447
448
        wtrfX = 1'b0;
        wtsrX = 1'b0;
449
       sel alubX = 1'b0;
450
        pushX = 1'b0;
                                          // push pc address onto stack
451
```

```
// pop pc address from stack
452
        popX = 1'b0;
453
         enintX = 1'b0;
                                        // enable interrupts
        disintX = 1'b0;
454
                                        // disable interrupts
455
         sel pcX = 2'b0;
                                        // select pc source
         sel portidX = 1'b0;
456
                                        // select source for port id
                                        // select reg write data source
457
         sel rfwX = 3'b0;
458
         flag selX = 2'b0;
                                        // select source to change zero/carry
                                        // select which operation alu does
459
         alu opX = 5'b0;
460
         enableportidX = 1'b0;
                                       // allow port id to switch
461
         enableinportX = 1'b0;
                                       // allow in port to be read
                                        // allow out port to switch
462
        enableoutportX = 1'b0;
                                       // set read strobe output
463
        readstrobeX = 1'b0;
464
        writestrobeX = 1'b0;
                                       // set write strobe output
465
        interruptackX = 1'b0;
                                       // set interrupt ack
466
        stateX = FETCH;
467
        case (stateQ)
468
           FETCH: begin
469
470
            if (int proc) begin
471
               sel pcX=2'b11;
                                           // goto interrupt
              ldpcX=1'b1;
472
                                          // update new pc
               pushX =1'b1;
                                           // push next pc onto stack
473
474
               disintX=1'b1;
                                          // entering interrupt clear interrupt
475
              ldflagPX=1'b1;
                                          // preserve the flag registers
476
              interruptackX=1'b1;
                                          // set interrupt ack
477
              stateX=ENDRET2;
                                           // let int proc reset
478
              end
479
            else begin
480
              ldpcX=1'b0;
481
              ldirX=1'b0;
482
              stateX=DECODE;
483
              end
484
            end
485
486
            DECODE: begin
487
            if(ldk) begin
              loadKX=1'b1;
488
              stateX=SECOND;
489
490
              end
491
            else begin
492
              stateX=EXECUTE;
493
               end
494
           end
495
496
           SECOND: begin
497
           ldpcX=1'b1;
498
           stateX=THIRD;
499
           end
500
501
           THIRD: begin
           stateX=EXECUTE;
502
503
           end
504
           EXECUTE: begin
505
506
            case (opcode)
507
               NOP:stateX=ENDIT;
508
```

```
509
                ADD XK: begin
510
                wtrfX=1'b1;
511
                sel alubX=1'b1;
                flag selX=3'b010;
512
513
                ldflagX=1'b1;
                alu opX=ADD;
514
                stateX=ENDIT;
515
516
                end
517
                ADD XY: begin
518
519
                wtrfX=1'b1;
520
                flag selX=3'b010;
521
                alu opX=ADD;
522
                ldflagX=1'b1;
523
                stateX=ENDIT;
524
                end
525
                ADDCY XK: begin
526
527
                wtrfX=1'b1;
528
                sel alubX=1'b1;
529
                flag selX=3'b010;
530
                ldflagX=1'b1;
531
                alu opX=ADDC;
532
                stateX=ENDIT;
533
                end
534
535
                ADDCY XY: begin
536
                wtrfX=1'b1;
537
                flag selX=3'b010;
538
                ldflagX=1'b1;
539
                alu opX=ADDC;
540
                stateX=ENDIT;
541
                end
542
543
                AND XK: begin
544
                wtrfX=1'b1;
                sel alubX=1'b1;
545
546
                flag selX=3'b001;
547
                ldflagX=1'b1;
548
                alu opX=AND;
549
                stateX=ENDIT;
550
                end
551
                AND XY: begin
552
553
                wtrfX=1'b1;
554
                alu opX=AND;
555
                flag selX=3'b001;
556
                ldflagX=1'b1;
557
                stateX=ENDIT;
558
559
560
                CALL AAA: begin
561
                pushX=1'b1;
                sel pcX=2'b10;
562
                ldpcX=1'b1;
563
564
                stateX=ENDCALL;
565
                end
```

```
566
567
                CALLC AAA: begin
568
                if(carryQ) begin
569
                   pushX=1'b1;
570
                   sel pcX=2'b10;
                   ldpcX=1'b1;
571
572
                   stateX=ENDCALL;
573
                   end else
574
                stateX=ENDIT;
575
                end
576
577
                CALLNC AAA: begin
578
                if(!carryQ) begin
579
                   pushX=1'b1;
                   sel pcX=2'b10;
580
581
                   ldpcX=1'b1;
582
                   stateX=ENDCALL;
583
                   end else
584
                stateX=ENDIT;
585
                end
586
587
                CALLZ AAA: begin
588
                if(zeroQ) begin
589
                   pushX=1'b1;
590
                   sel pcX=2'b10;
591
                   ldpcX=1'b1;
                   stateX=ENDCALL;
592
593
                   end else
594
                stateX=ENDIT;
595
                end
596
597
                CALLNZ AAA: begin
598
                if(!zeroQ) begin
599
                   pushX=1'b1;
600
                   sel pcX=2'b10;
601
                   ldpcX=1'b1;
602
                   stateX=ENDCALL;
603
                   end else
604
                stateX=ENDIT;
605
                end
606
607
                COMP XK: begin
608
                alu opX=SUB;
609
                sel alubX=1'b1;
                flag selX=3'b010;
610
611
                ldflagX=1'b1;
612
                stateX=ENDIT;
613
                end
614
615
                COMP XY: begin
616
                alu opX=SUB;
617
                flag selX=3'b010;
618
                ldflagX=1'b1;
619
                stateX=ENDIT;
620
                end
621
622
                DISINT: begin
```

```
disintX=1'b1;
623
624
                stateX=ENDCALL;
625
                end
626
627
                ENINT: begin
628
                enintX=1'b1;
629
                stateX=ENDCALL;
630
631
632
                STORE XY:begin
                wtsrX=1'b1;
633
634
                stateX=ENDIT;
635
                end
636
                STORE XK: begin
637
638
                sel alubX=1'b1;
639
                wtsrX=1'b1;
640
                stateX=ENDIT;
641
                end
642
643
                FETCH XY:begin
                stateX=FETCH XY 2;
644
645
                end
646
                FETCH XK: begin
647
                sel alubX=1'b1;
648
649
                stateX=FETCH XK 2;
650
651
652
                INPUT XY:begin
653
                enableportidX=1'b1;
654
                enableinportX=1'b1;
655
                stateX=INPUT XY 2;
656
                end
657
                INPUT XP: begin
658
659
                enableinportX=1'b1;
660
                enableportidX=1'b1;
661
                sel portidX=1'b1;
                stateX=INPUT XP 2;
662
663
                end
664
665
                JUMP AAA: begin
                sel pcX=2'b10;
666
667
                ldpcX=1'b1;
668
                ldirX=1'b1;
669
                stateX=ENDCALL;
670
                end
671
672
                JUMPC AAA: begin
673
                if(carryQ) begin
674
                   sel pcX=2'b10;
675
                   ldpcX=1'b1;
676
                   ldirX=1'b1;
677
                   end
678
                stateX=ENDCALL;
679
                end
```

```
680
681
                JUMPNC AAA: begin
682
                if(!carryQ) begin
683
                   sel pcX=2'b10;
684
                   ldpcX=1'b1;
685
                   ldirX=1'b1;
686
                   end
687
                stateX=ENDCALL;
688
                end
689
690
                JUMPZ AAA: begin
691
                if(zeroQ) begin
692
                   sel pcX=2'b10;
693
                   ldpcX=1'b1;
694
                   ldirX=1'b1;
695
                   end
696
                stateX=ENDCALL;
697
                end
698
699
                JUMPNZ AAA: begin
700
                if(!zeroQ) begin
701
                   sel pcX=2'b10;
702
                   ldpcX=1'b1;
703
                   ldirX=1'b1;
704
                   end
705
                stateX=ENDCALL;
706
                end
707
708
                LOAD XK: begin
709
                sel rfwX=3'b010;
                wtrfX=1'b1;
710
711
712
                stateX=ENDIT;
713
                end
714
715
                LOAD XY: begin
716
                sel rfwX=3'b011;
                wtrfX=1'b1;
717
718
                stateX=ENDIT;
719
                end
720
721
                OR XK: begin
722
                wtrfX=1'b1;
723
                flag selX=3'b001;
                alu opX=OR;
724
725
                sel alubX=1'b1;
                ldflagX=1'b1;
726
727
                stateX=ENDIT;
728
                end
729
730
                OR XY: begin
731
                wtrfX=1'b1;
732
                flag selX=3'b001;
733
                alu opX=OR;
734
                ldflagX=1'b1;
735
                stateX=ENDIT;
736
                end
```

```
737
738
                OUTPUT XK: begin
739
                sel portidX=1'b1;
740
                enableportidX=1'b1;
741
                enableoutportX=1'b1;
742
                stateX=OUTPUT XK 2;
743
                end
744
745
                OUTPUT XY: begin
746
                enableportidX=1'b1;
747
                enableoutportX=1'b1;
                stateX=OUTPUT XY 2;
748
749
                end
750
751
                RETURN: begin
752
                popX=1'b1;
753
                stateX=ENDRET;
754
                end
755
756
                RETURN C: begin
757
                if(carryQ) begin
758
                   popX=1'b1;
759
                   stateX=ENDRET;
760
                   end else
761
                stateX=ENDIT;
762
                end
763
764
                RETURN NC: begin
765
                if(!carryQ) begin
766
                   popX=1'b1;
767
                   stateX=ENDRET;
768
                   end else
769
                stateX=ENDIT;
770
                end
771
772
                RETURN Z: begin
773
                if(zeroQ) begin
774
                   popX=1'b1;
775
                   stateX=ENDRET;
776
                   end else
777
                stateX=ENDIT;
778
                end
779
780
                RETURN NZ: begin
781
                if(!zeroQ) begin
782
                   popX=1'b1;
783
                   stateX=ENDRET;
784
                   end else
785
                stateX=ENDIT;
786
                end
787
788
                RETURN DIS: begin
789
                flag selX=3'b011;
790
                ldflagX=1'b1;
791
                disintX=1'b1;
792
                popX=1'b1;
793
                stateX=ENDRET;
```

```
794
                end
795
                RETURN EN: begin
796
797
                flag selX=3'b011;
798
                ldflagX=1'b1;
799
                enintX=1'b1;
800
                popX=1'b1;
801
                stateX=ENDRET;
802
                end
803
                RL X: begin
804
                wtrfX=1'b1;
805
806
                alu opX=RLX;
807
                flag selX=3'b010;
808
                ldflagX=1'b1;
809
                stateX=ENDIT;
810
811
812
                RR X: begin
813
                wtrfX=1'b1;
814
                alu opX=RRX;
815
                flag selX=3'b010;
816
                ldflagX=1'b1;
817
                stateX=ENDIT;
818
                end
819
820
                SLO X: begin
821
                wtrfX=1'b1;
822
                alu opX=SL0X;
823
                flag selX=3'b010;
824
                ldflagX=1'b1;
825
                stateX=ENDIT;
826
                end
827
828
                SL1 X: begin
                wtrfX=1'b1;
829
                alu opX=SL1X;
830
831
                flag selX=3'b010;
832
                ldflagX=1'b1;
                stateX=ENDIT;
833
834
835
836
                SLA X: begin
                wtrfX=1'b1;
837
838
                alu opX=SLAX;
839
                flag selX=3'b010;
840
                ldflagX=1'b1;
841
                stateX=ENDIT;
842
                end
843
                SLX X: begin
844
845
                wtrfX=1'b1;
846
                alu opX=SLXX;
847
                flag selX=3'b010;
                ldflagX=1'b1;
848
849
                stateX=ENDIT;
850
                end
```

```
851
852
                SR0 X: begin
                wtrfX=1'b1;
853
854
                alu opX=SR0X;
855
                flag selX=3'b010;
856
                ldflagX=1'b1;
857
                stateX=ENDIT;
858
                end
859
                SR1 X: begin
860
                wtrfX=1'b1;
861
862
                alu opX=SR1X;
863
                flag selX=3'b010;
864
                ldflagX=1'b1;
865
                stateX=ENDIT;
866
                end
867
                SRA X: begin
868
869
                wtrfX=1'b1;
870
                alu opX=SRAX;
871
                flag selX=3'b010;
872
                ldflagX=1'b1;
873
                stateX=ENDIT;
874
                end
875
                SRX X: begin
876
877
                wtrfX=1'b1;
878
                alu opX=SRXX;
879
                flag selX=3'b010;
880
                ldflagX=1'b1;
881
                stateX=ENDIT;
882
                end
883
884
                SUB XK: begin
885
                wtrfX=1'b1;
886
                sel alubX=1'b1;
887
                alu opX=SUB;
888
                flag selX=3'b010;
889
                ldflagX=1'b1;
                stateX=ENDIT;
890
891
892
893
                SUB XY: begin
894
                wtrfX=1'b1;
895
                flag selX=3'b010;
896
                alu opX=SUB;
897
                ldflagX=1'b1;
898
                stateX=ENDIT;
899
                end
900
                SUBC XK: begin
901
902
                wtrfX=1'b1;
903
                sel alubX=1'b1;
904
                alu opX=SUBC;
                flag selX=3'b010;
905
                ldflagX=1'b1;
906
907
                stateX=ENDIT;
```

```
908
                end
909
                SUBC XY: begin
910
911
                wtrfX=1'b1;
912
                alu opX=SUBC;
913
                flag selX=3'b010;
                ldflagX=1'b1;
914
915
                stateX=ENDIT;
916
                end
917
                TEST XK: begin
918
919
                sel alubX=1'b1;
920
                alu opX=AND;
921
                flag selX=3'b110;
922
                ldflagX=1'b1;
923
                stateX=ENDIT;
924
925
926
                TEST XY: begin
927
                alu opX=AND;
928
                flag selX=3'b110;
                ldflagX=1'b1;
929
930
                stateX=ENDIT;
931
                end
932
                XOR XK: begin
933
934
                wtrfX=1'b1;
935
                sel alubX=1'b1;
936
                alu opX=XOR;
937
                flag selX=3'b001;
938
                ldflagX=1'b1;
939
                stateX=ENDIT;
940
                end
941
942
                XOR XY:begin
                wtrfX=1'b1;
943
944
                alu opX=XOR;
945
                flag selX=3'b001;
946
                ldflagX=1'b1;
                stateX=ENDIT;
947
948
949
950
               default:stateX=FETCH;
951
952
            endcase
953
             end
954
955
             INPUT XP 2: begin
956
             enableportidX=1'b1;
957
             enableinportX=1'b1;
958
             readstrobeX=1'b1;
959
             sel portidX=1'b1;
            sel rfwX=3'b001;
960
            wtrfX=1'b1;
961
962
             stateX=ENDIT;
963
             end
964
```

```
965
              INPUT XY 2:begin
 966
              enableportidX=1'b1;
 967
              enableinportX=1'b1;
 968
              readstrobeX=1'b1;
 969
              sel rfwX=3'b001;
             wtrfX=1'b1;
 970
 971
              stateX=ENDIT;
 972
             end
 973
 974
             OUTPUT XK 2: begin
 975
              sel portidX=1'b1;
 976
              enableoutportX=1'b1;
 977
              enableportidX=1'b1;
 978
             writestrobeX=1'b1;
 979
             stateX=ENDIT;
 980
             end
 981
             OUTPUT XY 2: begin
 982
 983
              enableoutportX=1'b1;
 984
             enableportidX=1'b1;
 985
             writestrobeX=1'b1;
 986
             stateX=ENDIT;
 987
             end
 988
             FETCH XK 2:begin
 989
              sel rfwX=3'b100;
 990
 991
             wtrfX=1'b1;
 992
             stateX=ENDIT;
 993
             end
 994
 995
             FETCH XY 2:begin
 996
             sel rfwX=3'b100;
 997
             wtrfX=1'b1;
 998
             stateX=ENDIT;
 999
             end
1000
1001
             ENDCALL: begin
1002
             stateX=ENDIT;
1003
             end
1004
1005
             ENDRET: begin
1006
              sel pcX=2'b01;
1007
             ldpcX=1'b1;
             stateX=ENDRET2;
1008
1009
             end
1010
             ENDRET2: begin
1011
1012
              stateX=ENDRET3;
1013
             end
1014
1015
             ENDRET3: begin
1016
             ldpcX=1'b1;
1017
             ldirX=1'b1;
1018
             stateX=FETCH;
1019
             end
1020
1021
             ENDIT: begin
```

Wed Feb 07 18:14:45 2018

tramelblaze.v

1022 ldpcX=1'b1; 1023 ldirX=1'b1; 1024 stateX=FETCH; 1025 end 1026 1027 endcase 1028 end 1029 1030 endmodule//TRAMBLAZE.v 1031 1032 1033