```
1
    `timescale 1ns / 1ps
    /************************
2
3
    * File Name: UART.v
4
    * Project: UART
    * Designer: Marc Dominic Cabote
5
6
    * Email: marcdominic011@gmail.com
7
    * Rev. Date: 5 May, 2018
8
     * Purpose: This project is intedend for introducing Universal Asynchronous
9
            Receiver Transmitter (UART) -- with both the transmit and the receive
10
            part. At the heart of the Tx and Rx Engines are shift regusters
11
12
            that shifts data in and out one bit at a time. This project should
1.3
            be able to do the requirements asked.
14
            1) walk the LEDS
15
            2) display a banner
            3) display what key has been pressed
16
17
            4) process characters accordingly
            5) Limit the user to 40 characters
1 8
19
2.0
    * Notes: - This module has an asynchronous reset input.
2.1
    ***********************
22
23
2.4
25
    module UART ( input clk, rst, Rx, eight, pen, ohel,
               input [3:0] baud,
26
2.7
              output [15:0] reads, writes,
28
              output reg [15:0] leds,
29
              output Tx);
30
31
        wire load, clear; //load and clear wire
        wire ovf, ferr, perr, data status sel; //Rx Status
32
33
        wire rst out; //aiso wire
34
        wire TxRdy, RxRdy;
                        //TxRx wires
35
        wire TxPulse, RxPulse; //ped out wires
        wire interrupt ack, write strobe, read strobe, UART int;//TB wires
36
37
        wire [7:0] data, Rx status, status;
38
        wire [15:0] port id, in port;
        wire [15:0] out port;
39
        wire [18:0] k;
40
41
42
43
      // AISO
44
45
      46
                    aiso (.clk(clk),
47
                         .rst(rst),
                         .rst_out(rst out));
48
49
50
      51
      // Baud Decoder
      5.3
        baud decoder baudrt (.baud (baud),
54
                         .k(k));
55
56
      57
      // Transmit Engine
```

```
58
     59
       transmitEngine
                tx (.clk(clk),
60
                   .rst(rst out),
61
                   .load(load),
62
                   .eight(eight),
63
                   .pen(pen),
64
                   .ohel(ohel),
65
                   .out port(out port[7:0]),
66
                   .k(k),
                   .TxRdy(TxRdy),
67
68
                   .Tx(Tx));
69
70
     71
     // Receive Engine
72
     //----
7.3
       receiveEngine
                 rx (.clk(clk),
74
                   .rst(rst out),
7.5
                   .Rx(Rx),
76
                   .eight(eight),
77
                   .pen(pen),
78
                   .reads0(clear),
79
                   .even(~ohel),
80
                   .k(k),
81
                   .RxRdy (RxRdy),
82
                   .perr(perr),
83
                   .ferr(ferr),
84
                   .ovf(ovf),
85
                   .data(data));
86
87
     88
     // Transmit PED
     89
90
       ped
                txPED(.clk(clk),
91
                   .rst(rst out),
92
                   .signal(TxRdy),
93
                   .pulse(TxPulse));
94
9.5
     96
     // Receive PED
     //-----
97
98
       ped
                rxPED(.clk(clk),
99
                   .rst(rst out),
                   .signal(RxRdy),
100
101
                   .pulse(RxPulse));
102
     103
     // Data/Status Mux
104
     105
       Data Status dat stat(.select(data status sel),
106
                   .data(data),
107
                   .status(status),
108
                   .in port(in port));
109
     110
     // RS flop to TB
     111
112
       srflop
              srflop (.clk(clk),
113
                   .rst(rst out),
114
                   .s(UART int),
```

```
115
                              .r(interrupt ack),
116
                              .srOut(sr out));
117
        // TramelBlaze
118
        //----
119
           tramelblaze top
120
                           TB(.CLK(clk),
121
                              .RESET(rst out),
122
                              .IN PORT(in port),
123
                              .INTERRUPT(sr out),
124
                              .OUT PORT (out port),
125
                              .PORT ID(port id),
126
                              .READ STROBE (read strobe),
127
                              .WRITE STROBE (write strobe),
128
                              .INTERRUPT ACK(interrupt ack));
129
130
           // assign load
131
           assign load = (port id == 16'h0000) & (write strobe);
132
           // assign clear
133
           assign clear = (port id == 16'h0000) & (read strobe);
134
           // Data-Status Select
135
           assign data status sel = (port id == 16'h0001) ? 1'b1 : 1'b0;
136
           // assign status
137
           assign status = {3'b0, ovf, ferr, perr, TxRdy, RxRdy};
           // generate uart interrupt from 2 PEDs
138
           assign UART int = TxPulse | RxPulse;
139
140
           // leds for debugging
141
           always @(posedge clk, posedge rst out) begin
142
             if (rst out)
143
                leds <= 16'h0;</pre>
144
             else if (port id == 16'h0002 && write strobe)
145
                leds <= out port;</pre>
146
           end
147
148
     endmodule
149
```