```
1
    `timescale 1ns / 1ps
    /************************
2
     * File Name: transmitEngine.v
3
 4
     * Project: Tx Machine
     * Designer: Marc Dominic Cabote
5
     * Email: marcdominic011@gmail.com
6
7
     * Rev. Date: 10 March, 2018
8
9
     * Purpose: The transmit engine has the logic needed to communicate with a
             computer using UART. For the terminal to have a stable connection
10
             in order to output the proper characters, the program-Realterm-
11
12
             should know what the setting is for the transmit engine—it should
1.3
             know the baud rate, odd or even parity and number of bits.
14
             If the program settings match the FPGA, it will then show
             "CSULB CECS 460 - [LINECOUNTER] <CR> <LF>".
15
16
17
     * Notes: - This module has a synchronous reset input.
1.8
     *********************
19
    module transmitEngine(input clk, rst, eight, pen, ohel, load,
2.0
21
                      input [7:0] out port,
22
                      input [18:0] k,
23
                      output reg TxRdy, Tx);
2.4
25
       wire ep, op, btu, done;
26
2.7
       reg doit, load d1, bit10, bit9;
28
       reg [7:0] ldata;
29
       reg [3:0] bit count, bit counter;
30
       reg [10:0] shift out;
31
       reg [18:0] bit time count, bit time counter;
32
33
34
       35
       // TxRdy RS Flop
36
       37
       always @(posedge clk, posedge rst)
38
         begin
39
           if(rst)
              TxRdy <= 1; else // high at reset</pre>
40
           if(done==1 && load==1)
41
42
              TxRdy <= TxRdy; else
43
           if (done)
44
              TxRdy <= 1; else</pre>
45
           if (load)
46
              TxRdy <= 0;
47
           else
48
              TxRdy <= TxRdy;
49
          end
50
51
      52
      // Doit RS Flop
5.3
      54
55
      always @(posedge clk, posedge rst)
56
         begin
57
           if(rst)
```

```
58
             doit <= 0; else</pre>
59
           if (done==1 && load d1==1)
60
             doit <= doit; else</pre>
61
           if (done)
             doit <= 0; else</pre>
62
           if(load d1)
63
             doit <= 1;
64
65
66
             doit <= doit;</pre>
67
         end
68
69
      70
      // 8-bit Loadable Register
71
      72
      always @(posedge clk, posedge rst)
7.3
         begin
74
           if(rst)
75
             ldata <= 0;
76
77
             ldata <= out port;</pre>
78
         end
79
80
      81
      //Bit Time Counter
82
      83
      assign btu = (bit time count == k);
84
85
      always @(posedge clk, posedge rst)
86
         begin
87
           if(rst)
88
             bit time count <= 0;
89
90
             bit time count <= bit time counter;
91
         end
92
93
      always @(*)
94
         begin
9.5
           case ({doit,btu})
             0: bit time counter = 0;
96
97
             1: bit time counter = 0;
             2: bit_time_counter = bit_time count + 1;
98
99
             3: bit time counter = 0;
100
           endcase
101
         end
102
103
      104
      //Bit Counter
105
      106
      assign done = (bit count == 11);
107
108
      always @(posedge clk, posedge rst)
         begin
109
110
           if(rst)
111
             bit count <= 0;
112
113
             bit count <= bit counter;</pre>
114
         end
```

```
115
       always @(*)
116
117
         begin
118
            case ({doit,btu})
119
              0: bit counter = 0;
120
              1: bit counter = 0;
121
              2: bit counter = bit count;
122
              3: bit counter = bit count + 1;
123
            endcase
124
         end
125
126
       127
       // Parity Decoder
128
       assign ep = eight ? (^ldata) : ^(ldata[6:0]);
129
130
       assign op = eight ? !(^ldata[6:0]));
131
132
       always @*
133
        begin
134
         case ({eight,pen,ohel})
            0: \{bit10, bit9\} = \{1'b1, 1'b1\};
135
            1: \{bit10,bit9\} = \{1'b1, 1'b1\};
136
137
            2: \{bit10,bit9\} = \{1'b1, ep\};
            3: \{bit10, bit9\} = \{1'b1, op\};
138
139
            4: {bit10,bit9} = {1'b1, ldata[7]};
            5: {bit10,bit9} = {1'b1, ldata[7]};
140
141
            6: {bit10,bit9} = {ep, ldata[7]};
142
            7: \{bit10, bit9\} = \{op, ldata[7]\};
143
            default: {bit10,bit9} = {1'b1,1'b1};
144
         endcase
145
        end
146
147
       148
       // LoadD1 D Flop
149
       //-----
150
       always @(posedge clk, posedge rst)
151
         begin
            if(rst)
152
153
              load d1 <= 0;
154
            else
155
              load d1 <= load;</pre>
156
         end
157
158
       159
       // Shift Register
160
       161
       always @(posedge clk, posedge rst)
162
         begin
163
            if(rst)
164
              shift out <= 11'b1111111111; else</pre>
165
            if(load d1)
              shift out <= {bit10, bit9, ldata[6:0], 1'b0, 1'b1}; else</pre>
166
167
            if (btu)
              shift out <= {1'b1, shift out[10:1]};</pre>
168
169
            else
170
              shift out <= shift out;</pre>
171
         end
```

Tue May 01 10:13:35 2018

transmitEngine.v

```
172

173 always @(*)begin

174 Tx = shift_out[0];

175 end

176

177

178 endmodule

179
```