```
1
     `timescale 1ns / 1ps
     /************************
 2
 3
     * File Name: led ontroller.v
 4
      * Project: Counter using AISO
     * Designer: Marc Cabote
 5
 6
      * Email: marcdominic011@gmail.com
 7
      * Rev. Date: 20 September 2017
 8
9
      * Purpose: The LED Controller module is a sequential logic circuit designed to
                cycle between eight "states" using a Moore FSM implementation. In
10
                this project, each "state" represents one of the eight anodes on the
11
12
                Nexys4 DDR 7-segment display. Only one of the eight anodes are on
1.3
                at any given time, however the clock frequency from the LED Clock
14
                module gives the "illusion" that all eight anodes are on at the same
15
                time due to the rate in which the Moore FSM cycles between "states".
                The output of the Moore FSM also determines what data is displayed
16
17
                on each anode by sending a 3-bit "segment select" output to the
1.8
                8-to-1 Multiplexer module.
19
20
      * Notes: - This module has an asynchronous reset input.
                - This Moore FSM implementation contains no inputs.
2.1
                - This Module is from Computer Logic Design II
22
                - Slight modifications for the clock and reset
23
      ***********************************
2.4
25
    module led controller(input
                                          clk, rst,
                          output reg a7, a6, a5, a4, a3, a2, a1, a0,
26
2.7
                          output reg [2:0] seg sel
28
29
30
       reg [2:0] ps,
31
                 ns;
32
33
       // Next State Combinational Logic
34
        always @( ps ) begin
35
          case (ps)
36
             3'b000 : ns = 3'b001; // S1
             3'b001 : ns = 3'b010; // S2
37
38
             3'b010 : ns = 3'b011; // s3
39
             3'b011 : ns = 3'b100; // S4
             3'b100 : ns = 3'b101; // S5
40
             3'b101 : ns = 3'b110; // S6
41
42
             3'b110 : ns = 3'b111; // S7
43
             3'b111 : ns = 3'b000; // Start
             default: ns = 3'b000; // Start
44
45
          endcase
46
       end
47
48
        // State Register
        always @( posedge clk, posedge rst ) begin
49
50
          if (rst) begin
             ps = 3'b000;
51
52
          end
53
          else begin
           ps = ns;
54
55
          end
56
        end
57
```

Wed Feb 07 18:15:19 2018

led controller.v

```
58
        // Output Combinational Logic
59
        always @( ps ) begin
60
           case (ps)
              3'b000 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b000 011111111;
61
62
              3'b001 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b001 101111111;
63
              3'b010 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b010 11011111;
              3'b011 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b011 111011111;
64
65
              3'b100 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b100 11110111;
              3'b101 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b101 11111011;
66
              3'b110 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b110 111111101;
67
              3'b111 : { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b111 111111110;
68
69
              default: { seg sel, a7, a6, a5, a4, a3, a2, a1, a0 } = 11'b000 111111111;
70
           endcase
71
        end
72
73
     endmodule
74
```