

```
1  `timescale 1ns / 1ps
2  /*****
3   * File Name: UART.v
4   * Project: UART
5   * Designer: Marc Dominic Cabote
6   * Email: marcdominic011@gmail.com
7   * Rev. Date: 5 May, 2018
8   *
9   * Purpose: This project is intended for introducing Universal Asynchronous
10  *           Receiver Transmitter (UART)--with both the transmit and the receive
11  *           part. At the heart of the Tx and Rx Engines are shift registers
12  *           that shifts data in and out one bit at a time. This project should
13  *           be able to do the requirements asked.
14  *           1) walk the LEDs
15  *           2) display a banner
16  *           3) display what key has been pressed
17  *           4) process characters accordingly
18  *           5) Limit the user to 40 characters
19  *
20  * Notes:   - This module has an asynchronous reset input.
21  *
22  *****/
23
24
25  module UART(  input  clk, rst, Rx, eight, pen, ohel,
26               input  [3:0] baud,
27               output [15:0] reads, writes,
28               output reg [15:0] leds,
29               output Tx);
30
31      wire load, clear; //load and clear wire
32      wire ovf, ferr, perr, data_status_sel; //Rx Status
33      wire rst_out; //also wire
34      wire TxRdy, RxRdy; //TxRx wires
35      wire TxPulse, RxPulse; //ped out wires
36      wire interrupt_ack, write_strobe, read_strobe, UART_int; //TB wires
37      wire [7:0] data, Rx_status, status;
38      wire [15:0] port_id, in_port;
39      wire [15:0] out_port;
40      wire [18:0] k;
41
42
43      //=====
44      // AISO
45      //=====
46      also      also (.clk(clk),
47                    .rst(rst),
48                    .rst_out(rst_out));
49
50      //=====
51      // Baud Decoder
52      //=====
53      baud_decoder  baudrt(.baud(baud),
54                          .k(k));
55
56      //=====
57      // Transmit Engine
```

```
58 //=====
59     transmitEngine    tx (.clk(clk),
60                           .rst(rst_out),
61                           .load(load),
62                           .eight(eight),
63                           .pen(pen),
64                           .ohel(ohel),
65                           .out_port(out_port[7:0]),
66                           .k(k),
67                           .TxRdy(TxRdy),
68                           .Tx(Tx));
69
70 //=====
71 // Receive Engine
72 //=====
73     receiveEngine      rx (.clk(clk),
74                           .rst(rst_out),
75                           .Rx(Rx),
76                           .eight(eight),
77                           .pen(pen),
78                           .reads0(clear),
79                           .even(~ohel),
80                           .k(k),
81                           .RxRdy(RxRdy),
82                           .perr(perr),
83                           .ferr(ferr),
84                           .ovf(ovf),
85                           .data(data));
86
87 //=====
88 // Transmit PED
89 //=====
90     ped                txPED(.clk(clk),
91                              .rst(rst_out),
92                              .signal(TxRdy),
93                              .pulse(TxPulse));
94
95 //=====
96 // Receive PED
97 //=====
98     ped                rxPED(.clk(clk),
99                              .rst(rst_out),
100                             .signal(RxRdy),
101                             .pulse(RxPulse));
102 //=====
103 // Data/Status Mux
104 //=====
105     Data_Status dat_stat(.select(data_status_sel),
106                          .data(data),
107                          .status(status),
108                          .in_port(in_port));
109 //=====
110 // RS flop to TB
111 //=====
112     srflop            srflop (.clk(clk),
113                              .rst(rst_out),
114                              .s(UART_int),
```

```
115             .r(interrupt_ack),
116             .srOut(sr_out));
117 //=====
118 // TramelBlaze
119 //=====
120     tramelblaze_top    TB(.CLK(clk),
121             .RESET(rst_out),
122             .IN_PORT(in_port),
123             .INTERRUPT(sr_out),
124             .OUT_PORT(out_port),
125             .PORT_ID(port_id),
126             .READ_STROBE(read_strobe),
127             .WRITE_STROBE(write_strobe),
128             .INTERRUPT_ACK(interrupt_ack));
129
130     // assign load
131     assign load = (port_id == 16'h0000) & (write_strobe);
132     // assign clear
133     assign clear = (port_id == 16'h0000) & (read_strobe);
134     // Data-Status Select
135     assign data_status_sel = (port_id == 16'h0001) ? 1'b1 : 1'b0;
136     // assign status
137     assign status = {3'b0, ovf, ferr, perr, TxRdy, RxRdy};
138     // generate uart interrupt from 2 PEDs
139     assign UART_int = TxPulse | RxPulse;
140     // leds for debugging
141     always @(posedge clk, posedge rst_out) begin
142         if (rst_out)
143             leds <= 16'h0;
144         else if (port_id == 16'h0002 && write_strobe)
145             leds <= out_port;
146     end
147
148 endmodule
149
```