COMPARATOR

- Eniyan E (230121020)

- Swayam Naik (230121060)


Designed on 180nm CMOS Process

Operates on clock frequency of 100MHz

BLOCK DIAGRAM:



STRONG ARM LATCH:



The Strong Latch works based on the regenerative action and produces rail to rail output.

It offers low dynamic offset.

It consumes zero static power.

The input referred offset of the circuit is majorly due to the differential pair. The offset due to the mismatch of the other transistors are divided by the gain of the differential pair which reduces the contribution (M3, M4, M5, M6).

Design of M7:

* Taking the overdrive of the Diff pair as 0.3V
$$V_{DS7} = V_{SCDiffpair} = V_{01} - V_{01}$$
, $V_{01} = V_{1} + 0V = 0.5V + 0.3V = 0.8V$

The Common mode voltage is Taken to be $0.9V = V_{01}$ $V_{01} = 0.9V - 0.8V = 0.1V$
 $V_{01} = 0.9V - 0.8V = 0.1V$
 $V_{01} = 1.8V$ (when the CIK is High)

The transistor will be in Triode region ($V_{01} = V_{01} = V_{01}$


Design of Differential pair:

Grain =
$$\frac{2 \text{ gm}_{1,2} \text{ VTh }_{3,4}}{\text{Itail}}$$
 [Taking a gain of 15]

15 = $\frac{2 \times \text{ gm}_{1,2} \times 0.5}{0.8}$
 $\frac{9 \text{m}_{1,2}}{0.8} = 12 \text{ mS}$
 $\frac{2 \text{ Gm}_{1,2} \times 0.5}{0.8} = 12 \times 10^{-3} \Rightarrow 300 \times \left(\frac{W}{L}\right)_{1,2} \times 0.3 = 12 \times 10^{-3}$
 $\frac{W}{L}|_{1,2} = \frac{400}{3}$ [W = 24 \text{um}]; L = 0.18 \text{um}


Design of Remaining Transistors:

To meet the speed specifications, we simulated an inverted with both the transistors having a length of 180nm (to reduce parasitics improve the speed of the circuit) and ran a parametric analysis by varying the width of both the transistors and checked the Rise time & Fall time of the Output. The input to the inverter is square wave with a frequency of 100MHz. The inverter is loaded by a 50fF capacitor.



The width is chosen as 7um

The Average fall time was around 20ps



The average rise time was around 47ps




The Switches S1, S2, S3, S4 should pull their drain to VDD within 5ns to complete the resetting of the nodes to x, y, p, q to reduce the dynamic offset and make the comparator ready for the next comparison.

The change in the threshold value is given by the relation


$$\Delta V_{\text{TH1,2}} = \frac{A_{\text{VTH}}}{\sqrt{(WL)_{1,2}}},$$

So, this is considered while choosing the value of the width of the cross coupled pairs.




Simulation Results:


During the resetting phase (when the clock is low after a comparison)




The Comparing action



This plot shows that current through the circuit only for a very short duration after the



rising edge.




SR latch:


This is a NAND gate based SR latch.

The SR Latch cascaded with the Strong-Arm Latch to store the output (after the comparison) because when the clock goes low both the output reaches VDD and the Latch the stores the output of the previous comparison till the next pulse and it goes the memory state.


The length of all the transistors is set to 180nm and the width is set to $7.5\mu m$. This value is obtained from the simulation of the inverter.



Simulation with the Strong-Arm Latch:




PRE AMPLIFER:



One of the main issues with the Strong Arm Latch is its offset. To minimise this offset we use a Pre-Amp. Now we can model the offset of the SA-Latch as an input signal which divides the original value by the gain of the Preamp. Here we have used a Common Mode Feedback Amplifier so that we can set all the DC voltages to a set value.

Design Procedure:

AC analysis:




The Gain is around 4.2(Magnitude).


Layouts:

Common Centroid matching technique is used to match the transistors in all the layouts.


Pre Amplifier:



Strong Arm Latch:



SR Latch:



OVERALL:

