**Lime Microsystems Limited**

Surrey Technology Centre

Occam Road

The Surrey Research Park

Guildford, Surrey GU2 7YG

United Kingdom

Tel: +44 (0) 1483 685 063

e-mail: [enquiries@limemicro.com](mailto:enquiries@limemicro.com)

**LimePSB-RPCM GPSDO**

***- Design description****-*

**REVISION HISTORY**

The following table shows the revision history of this document:

|  |  |  |
| --- | --- | --- |
| **Date** | **Version** | **Description of Revisions** |
| 28/01/2025 | 1.00 | Initial version |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

**Table of Contents**

[1 Introduction 4](#__RefHeading___Toc3434_2706963843)

[2 GPSDO design structure 5](#__RefHeading___Toc3436_2706963843)

[2.1 Module gpsdocfg 6](#__RefHeading___Toc3438_2706963843)

[2.2 NEO430 CPU 7](#__RefHeading___Toc3438_27069638432)

[2.2.1 GPSDO control algorithm 8](#__RefHeading___Toc3438_27069638432_Copy_)

[2.2.2 Calculating DAC control value (Coarse tune) 10](#__RefHeading___Toc3436_270696384311)

[2.2.3 Calculating DAC control value (Fine tune) 11](#__RefHeading___Toc3436_2706963843111)

[2.3 VCTCXO TAMER module 12](#__RefHeading___Toc3438_27069638432_Copy__Copy_1)

[3 Getting started with GPSDO 13](#__RefHeading___Toc3436_2706963843_Copy_1)

# Introduction

The LimePSB-RPCM v1.3 board features a Lattice iCE5LP4K FPGA, where the GPS Disciplined Oscillator (GPSDO) logic is implemented. The FPGA receives a 1PPS (Pulse Per Second) signal from the GPS module or other sources, as well as a clock signal from a Voltage Controlled Temperature Compensated Crystal Oscillator (VCTCXO). The system calculates the frequency error based on the 1PPS signal using three averaging intervals: 1 second, 10 seconds, and 100 seconds.

Communication between the host and the FPGA is facilitated via an SPI interface, allowing the host to enable the GPSDO module, configure its parameters, and retrieve frequency error information from the FPGA.

# GPSDO design structure

GPSDO implementation is shown in Figure 1. It consist of three main modules:

* **NEO430** – A soft-core CPU that runs the control algorithm for the VCTCXO TAMER module and manages the SPI bus for controlling the VCTCXO DAC.
* **VCTCXO TAMER** – Contains the actual counters used to measure frequency error relative to the time pulse.
* **gpsdocfg** - Configuration registers accessible via the SPI bus.

The clock source for the VCTCXO TAMER module can be selected between **LMK10\_CLK\_OUT0** (default: 10 MHz) and **LMKRF\_CLK\_OUT4** (30.72 MHz). Additionally, multiple time pulse sources can be selected, including:

* **GNSS\_TPULSE** – The 1PPS signal from the GNSS receiver.
* **RPI\_SYNC\_OUT** or **RPI\_SYNC\_IN** – Signals from the CM4/CM5 module (refer to the board schematic for details).

Refer to Table 1 for the register descriptions used to control clock sources and time pulse selection.

The **TCXO DAC module** can be controlled from the CM4/CM5 module. When the **VCTCXO TAMER** module is disabled, the **RPI\_SPI1** interface (with SS2) is connected to the TCXO DAC. However, when this module is enabled, the **NEO430** takes over control of the TCXO DAC, making it inaccessible from the CM4/CM5 module.

Refer to Table 1 for register descriptions on enabling/disabling the VCTCXO TAMER module.



Figure 1: GPSDO implementation block diagram


## Module gpsdocfg


Module gpsdocfg is simple SPI accessible module with configuration registers. SPI interface is connected to RPI\_SPI1 lines and uses RPI\_SPI1\_SS1 chip select. SPI interface features:

* All registers are 16bit wide;
* Operating mode 0 (data is captured on the clock rising edge, while data is shifted on falling edge).
* 32 serial clock cycles are required to complete read/write operations.

A write/read sequence consist of 16-bit instruction followed by a 16-bit data. The MSB of the instruction bit stream is used as SPI command where CMD=1 for write and CMD=0 for read.

Basic write sequence can be found in Figure 2 and read sequence in Figure 3

Figure 2: SPI write sequence

Figure 3: Read sequence

Register description can be found in Table 1. All values should be represented in HEX number format.



Table 1: gpsdocfg registers

## NEO430 CPU

The NEO430 soft-core CPU in its minimal configuration is used to implement the GPSDO control algorithm. More information about the CPU can be found at <https://github.com/stnolting/neo430>.

The CPU continuously monitors the GPIO pins where the enable signal from gpsdocfg is connected. Depending on the signal's state, the CPU enables or disables the VCTCXO TAMER module via the AVMM (Avalon Memory-Mapped interface). Additionally, it reads frequency error values from the VCTCXO TAMER and performs the necessary adjustments for the VCTCXO DAC. More details about the implemented control algorithm can be found in the following sections.

### GPSDO control algorithm

General GPSDO control algorithm is shown in Figure 1. It consist of three main stages:

1. **Initialization** – tune mode is set and VCTCXO TAMEER module is enabled.
2. **Coarse tune** - DAC control values are set to minimum and maximum values and frequency counter errors are captured from 1s period after each tune. At the end of the course tune stage DAC control value is calculated and set by formula described in 2.2.2 Calculating DAC control value (Coarse tune) chapter. At this stage VCTCXO frequency is adjusted using only 1s time interval and should give ± 1Hz precision.
3. **Fine tune** – minor adjustments are made to fine tune VCTCXO frequency and gives better precision close to 0.01Hz. To calculate VCTCXO DAC control value 2.2.3 Calculating DAC control value (Fine tune) should be followed.

VCTCXO DAC adjustement values are calculated using two point line equation formula, more details can be found in following sections.

Figure 4: GPSDO control algorithm

### Calculating DAC control value (Coarse tune)

DAC control value in coarse tune state is calculated by using two point line equation and finding y-intercept (where line crosses y axis). Graphical representation can be found in Figure 5, where y axis is DAC control value and x axis is frequency counter error.

In order to find DAC control value where frequency counter error would be equal to zero following formulas can be used. First two point line slope is calculated:

Figure 5: Two point line graphical representation

where *m* – line slope, *x1 y1, x2 y2* – line point coordinates.

Then y-intercept can be calculated:

where *b* – y intercept, *x1 y1* – line point coordinates and *m* – line slope.

### Calculating DAC control value (Fine tune)

VCTCXO DAC value set in fine tune stage is being adjusted by checking all three frequency counter intervals at this stage. Check the magnitude of the errors starting with the one second count. If an error is greater than the maximum tolerated error, adjust the trim DAC by the error multiplied by the slope and scale the result by the precision interval (e.g. 1s, 10s, 100s):

where *error* - frequency counter error greater than maximum tolerated error, *m* – line slope calculated in previous stage , *scale -* 1, 10 or 100 depending which frequency counter exceeded the set tolerance.

## VCTCXO TAMER module

The VCTCXO TAMER implementation on an FPGA uses three 32-bit counters to monitor and calculate the frequency error of a reference clock over three time periods: 1 second, 10 seconds, and 100 seconds.  
  
**Key Features:**

* **Reference Time Period (1PPS):** A 1 Pulse Per Second (1PPS) signal serves as the reference for measuring the time periods, ensuring accurate error calculation.
* **32-bit Counters:** Three independent counters track the clock signal over the respective time periods (1s, 10s, 100s).
* **Frequency Error Calculation:** The module computes the frequency error by comparing the measured clock counts to the expected values for each time period.
* **Error Interrupt:** If the calculated error exceeds a user-configured tolerance threshold, the module generates an interrupt signal for the CPU, enabling corrective action or reporting.
* **AVMM Interface:** The module features an Avalon Memory-Mapped (AVMM) interface, which allows the CPU to Read the computed error values for diagnostics or adjustments.

Simplified functional diagram can be found in Figure 3.

Figure 6: Simplified functional diagram of VCTCXO TAMER

# Getting started with GPSDO

This chapter provides a short guide on how to use the **GPSDO implementation** in LimePSB-RPCM v1.3 board. It covers the necessary steps to configure and operate the module.

1. Connect GPS antenna to GPS/GNSS(J44) connector
2. Configure PPS\_TARGET and PPS\_ERR\_TOL registers in gpsdocfg module (see register description in Table 1). Values can be calculated:

*PPS\_TARGET = f \* s;*

*PPS\_ERROR\_TOL = round(s \* f \*ppb \*1e-9)*

where *s* – time in seconds, *f* – frequency in Hz, ppb – required stability in points per billion

Example register values calculated for 30.72MHz VCTCXO clock and 20ppb error tolerance:

0x0001 = 0xC000

0x0002 = 0x01D4

0x0003 = 0x0001

0x0004 = 0x8000

0x0005 = 0x124F

0x0006 = 0x0006

0x0007 = 0x0000

0x0008 = 0xB71B

0x0009 = 0x003D

1. Enable VCTCXO tamer module by setting 0x0000[0] register bit to 1.
2. LED7 should start blinking in red color once per second, this indicates that there is active 1PPS signal and VCTCXO TAMER module is enabled.
3. Observe VCTCXO TAMER module tune state and accuracy register values of address 0x0011, after few minutes it should become 0x0031 (fine tune state and 3s tune highest accuracy, see Table 1 for register description).