Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



до лабораторної роботи $N \hspace{-.08cm} \underline{\hspace{.08cm}} \hspace{.08cm} 3$

з дисципліни «Моделювання комп'ютерних систем» на тему:

«Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan 3A FPGA» Варіант №8

Виконав: ст. гр. КІ-201 Головко І.О.

Прийняв: ст. викладач каф. ЕОМ Козак Н.Б.

Мета роботи: на базі стенда реалізувати цифровий автомат для обчислення значення виразів.

Мій варіант - №8

ВАРІАНТ(КІ-201)	вира3
1	((OP1 + OP2 + 10) * OP2) << OP1
2	((OP1 or OP2) + OP2 + 10) - 3
3	((OP2 and 5) + OP2 + 10) - OP1
4	((OP1 + OP2 + 10) xor OP2) - OP1
5	((1 << OP1) + OP2 + 10) - OP1
6	((OP1 + OP2 + 10) - 2) << OP2
7	((OP1 << 2) - OP2) + OP2 + 10
8	((OP1 * OP2) >> 1) + OP1 + 10
_	

Рис. 1 - скріншот заданого варіанту

Виконання роботи




Рис. 2 - Top Level

Файл ACC.vhd:

library IEEE;

```
use IEEE.STD_LOGIC_1164.ALL;
entity ACC is
   Port ( WR : in STD_LOGIC;
          RESET : in STD_LOGIC;
          CLK : in STD_LOGIC;
          INPUT : in STD_LOGIC_VECTOR (7 downto 0);
          OUTPUT : out STD_LOGIC_VECTOR (7 downto 0));
end ACC;
architecture ACC_arch of ACC is
   signal DATA : STD_LOGIC_VECTOR (7 downto 0);
begin
   process (CLK)
   begin
       if rising edge(CLK) then
           if RESET = '1' then
                DATA <= (others => '0');
            elsif WR = '1' then
                DATA <= INPUT;
           end if;
        end if;
   end process;
   OUTPUT <= DATA;
end ACC_arch;
```

Файл ALU vhd:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ALU is
```

```
Port ( A : in STD LOGIC VECTOR(7 downto 0);
           B : in STD LOGIC VECTOR(7 downto 0);
           OP : in STD_LOGIC_VECTOR(1 downto 0);
           OUTPUT : out STD LOGIC VECTOR(7 downto 0);
                OVERFLOW: out STD LOGIC);
end ALU;
architecture ALU Behavioral of ALU is
    signal ALUR: STD_LOGIC_VECTOR(15 downto 0) :=
(others => '0');
    signal Carry: STD LOGIC := '0';
begin
    process(A, B, OP)
    begin
         case (OP) is
              when "01" => ALUR <= ("00000000" & A) +
("000000000" & B);
              when "10" => ALUR <=
std logic vector(to unsigned((to integer(unsigned(("00000
000" & A))) * to integer(unsigned(("00000000" &
B)))),16));
              when "11" => ALUR <=
std_logic_vector(unsigned(("00000000" & A)) srl
to_integer(unsigned(B)));
              when others => ALUR <= ("00000000" & B);
         end case;
    end process;
    OUTPUT <= ALUR(7 downto 0);
    OVERFLOW <= ALUR(8) OR ALUR(9) OR ALUR(10) OR
ALUR(11) OR ALUR(12) OR ALUR(13) OR ALUR(14) OR ALUR(15);
end ALU_Behavioral;
```

Файл CPU.vhd:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity CPU is
    port( ENTER OP1 : IN STD LOGIC;
              ENTER_OP2 : IN STD_LOGIC;
              CALCULATE: IN STD LOGIC;
              RESET: IN STD LOGIC;
              CLOCK : IN STD_LOGIC;
              RAM_WR : OUT STD_LOGIC;
              RAM ADDR : OUT STD LOGIC VECTOR(1 DOWNTO
0);
              CONST : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
              ACC WR : OUT STD LOGIC;
              ACC RST : OUT STD LOGIC;
              IN_SEL : OUT STD_LOGIC_VECTOR(1 downto 0);
              OP : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
end CPU;
architecture CPU_arch of CPU is
       STATE TYPE is (RST, IDLE, LOAD OP1, LOAD OP2,
type
RUN CALCO, RUN CALC1, RUN CALC2, RUN CALC3, RUN CALC4,
FINISH);
signal CUR_STATE : STATE_TYPE;
signal NEXT STATE : STATE TYPE;
begin
    SYNC PROC: process (CLOCK)
   begin
      if (rising_edge(CLOCK)) then
         if (RESET = '1') then
            CUR STATE <= RST;
         else
            CUR_STATE <= NEXT_STATE;</pre>
```

```
end if;
      end if;
   end process;
     NEXT STATE DECODE: process (CLOCK, ENTER OP1,
ENTER_OP2, CALCULATE)
   begin
      NEXT STATE <= CUR_STATE;</pre>
          case(CUR_STATE) is
                when RST =>
                     NEXT STATE <= IDLE;</pre>
                when IDLE
                     if (ENTER OP1 = '1') then
                          NEXT STATE <= LOAD OP1;</pre>
                     elsif (ENTER_OP2 = '1') then
                          NEXT_STATE <= LOAD_OP2;</pre>
                     elsif (CALCULATE = '1') then
                          NEXT STATE <= RUN CALCO;</pre>
                     else
                          NEXT STATE <= IDLE;</pre>
                     end if;
                when LOAD OP1 =>
                     NEXT_STATE <= IDLE;</pre>
                when LOAD OP2 =>
                     NEXT STATE <= IDLE;</pre>
                when RUN_CALC0 =>
                     NEXT STATE <= RUN CALC1;</pre>
                when RUN CALC1 =>
                     NEXT STATE <= RUN CALC2;</pre>
                when RUN_CALC2 =>
                     NEXT_STATE <= RUN_CALC3;</pre>
                when RUN CALC3 =>
                     NEXT STATE <= RUN CALC4;</pre>
                when RUN CALC4 =>
```

```
NEXT_STATE <= FINISH;</pre>
           when FINISH =>
                 NEXT_STATE <= FINISH;</pre>
           when others
                 NEXT_STATE <= IDLE;</pre>
      end case;
end process;
 OUTPUT DECODE: process (CUR STATE)
 begin
      case (CUR_STATE) is
           when RST =>
                 RAM WR <= '0';
                RAM_ADDR <= "00";
                 CONST <= "000000000";
                 ACC WR <= '0';
                ACC_RST <= '1';
                 IN SEL <= "00";
                OP <= "00";
           when LOAD OP1 =>
                 RAM WR <= '1';
                RAM_ADDR <= "00";
                 CONST <= "000000000";
                 ACC WR <= '0';
                ACC_RST <= '1';
                IN_SEL <= "00";</pre>
                 OP <= "00";
           when LOAD_OP2 =>
                 RAM WR <= '1';
                 RAM ADDR <= "01";
                CONST <= "000000000";
                 ACC_WR <= '0';
                ACC_RST <= '1';
                IN SEL <= "00";
                OP <= "00";
           when RUN CALCO =>
```

```
RAM WR <= '0';
    RAM ADDR <= "00";
    CONST <= "000000000";
    ACC WR <= '1';
    ACC_RST <= '0';
    IN SEL <= "01";
    OP <= "00";
when RUN CALC1 =>
    RAM WR <= '0';
    RAM_ADDR <= "01";</pre>
    CONST <= "000000000";
    ACC_WR <= '1';
    ACC RST <= '0';
    IN_SEL <= "01";</pre>
    OP <= "10";
when RUN CALC2 =>
    RAM_WR <= '0';
    RAM ADDR <= "01";
    CONST <= "00000001";
    ACC WR <= '1';
    ACC_RST <= '0';
    IN SEL <= "10";
    OP <= "11";
when RUN CALC3 =>
    RAM_WR <= '0';
    RAM ADDR <= "00";
    CONST <= "000000000";
    ACC_WR <= '1';
    ACC RST <= '0';
    IN SEL <= "01";
    OP <= "01";
when RUN_CALC4 =>
    RAM_WR <= '0';
    RAM ADDR <= "00";
    CONST <= "00001010";
    ACC_WR <= '1';
```

```
ACC RST <= '0';
                    IN SEL <= "10";
                    OP <= "01";
               when IDLE =>
                    RAM WR <= '0';
                    RAM ADDR <= "00";
                    CONST <= "000000000";
                    ACC_WR <= '0';
                    ACC RST <= '0';
                    IN_SEL <= "00";</pre>
                    OP <= "00";
               when others =>
                    RAM WR <= '0';
                    RAM_ADDR <= "00";
                    CONST <= "000000000";
                    ACC WR <= '0';
                    ACC_RST <= '0';
                    IN_SEL <= "00";</pre>
                    OP <= "00";
          end case;
   end process;
end CPU arch;
```

Файл MUX.vhd:

```
OUTPUT: out STD LOGIC VECTOR(7 downto 0)
    );
end MUX;
architecture Behavioral of MUX is
begin
    process (SEL, DATA_IN0, DATA_IN1, CONST)
    begin
         if (SEL = "00") then
              OUTPUT <= DATA_IN0;
         elsif (SEL = "01") then
              OUTPUT <= DATA IN1;
         else
              OUTPUT <= CONST;
         end if;
    end process;
end Behavioral;
```

Файл RAM.vhd:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY RAMTest IS
END RAMTest;

ARCHITECTURE behavior OF RAMTest IS

COMPONENT RAM

PORT(

CLOCK: IN std_logic;

WR : IN std_logic;

ADDR : IN std_logic_vector(1 downto 0);

DATA : IN std_logic_vector(7 downto 0);

OUTPUT : OUT std_logic_vector(7 downto 0)

);
```

```
END COMPONENT;
  signal CLOCK: std_logic := '0';
   signal WR : std_logic := '0';
   signal ADDR : std_logic_vector(1 downto 0) := (others
=> '0');
  signal DATA : std_logic_vector(7 downto 0) := (others
=> '0');
   signal OUTPUT : std logic vector(7 downto 0);
BEGIN
   uut: RAM PORT MAP (
       CLOCK => CLOCK,
          WR => WR,
          ADDR => ADDR,
          DATA \Rightarrow DATA
          OUTPUT => OUTPUT
        );
  clock_proc: process
  begin
    CLOCK <= not CLOCK;</pre>
    wait for 1ps;
  end process;
   stim_proc: process
  begin
    WR <= '1';
      ADDR <= "00";
    DATA <= "11111111";
    wait for 2ps;
    WR <= '0';
    assert OUTPUT = DATA report "OUTPUT != DATA when ADDR
= 00 and WR = 0" severity FAILURE;
    DATA <= "00000000";
```

```
wait for 2ps;
  assert OUTPUT = x"FF" report "OUTPUT != x'FF' when

ADDR = 00 and WR = 0" severity FAILURE;
  ADDR <= "01";
  WR <= '1';
  DATA <= x"AF";
  wait for 2ps;
  assert OUTPUT = x"AF" report "OUTPUT != x'AF' when

ADDR = 01 and WR = 1" severity FAILURE;
  wait;
  end process;</pre>
END;
```

Файл SEG DECODER.vhd:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity SEG DECODER is
    port( CLOCK : IN STD_LOGIC;
             RESET : IN STD_LOGIC;
             ACC_DATA_OUT_BUS : IN STD_LOGIC_VECTOR(7
DOWNTO 0);
             COMM ONES : OUT STD LOGIC;
             COMM_DECS
                              : OUT STD LOGIC;
             COMM HUNDREDS : OUT STD LOGIC;
             SEG_A : OUT STD_LOGIC;
             SEG_B : OUT STD_LOGIC;
             SEG_C : OUT STD_LOGIC;
```

```
SEG D : OUT STD LOGIC;
              SEG_E : OUT STD_LOGIC;
             SEG_F : OUT STD_LOGIC;
SEG_G : OUT STD_LOGIC;
              DP
                       : OUT STD LOGIC);
end SEG DECODER;
architecture Behavioral of SEG DECODER is
    signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) :=
"0000";
    signal DECS BUS : STD LOGIC VECTOR(3 downto ∅) :=
"0001";
    signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0)
:= "00000";
begin
    BIN TO BCD : process (ACC DATA OUT BUS)
       variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
       variable bcd : STD LOGIC VECTOR(11 downto 0)
;
   begin
       bcd
             := (others => '0') ;
       hex src := ACC DATA OUT BUS;
       for i in hex_src'range loop
           if bcd(3 downto 0) > "0100" then
               bcd(3 downto 0) := bcd(3 downto 0) +
"0011";
           end if ;
           if bcd(7 downto 4) > "0100" then
               bcd(7 downto 4) := bcd(7 downto 4) +
"0011";
           end if:
           if bcd(11 downto 8) > "0100" then
               bcd(11 downto 8) := bcd(11 downto 8) +
```

```
"0011";
           end if ;
           bcd := bcd(10 downto 0) &
hex_src(hex_src'left); -- shift bcd + 1 new entry
           hex src := hex src(hex src'left - 1 downto
hex_src'right) & '0'; -- shift src + pad with 0
       end loop ;
       HONDREDS_BUS <= bcd (11 downto 8);</pre>
       DECS_BUS <= bcd (7 downto 4);</pre>
       ONES_BUS <= bcd (3 downto 0);
   end process BIN_TO_BCD;
     INDICATE : process(CLOCK)
        type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
         variable CUR DIGIT : DIGIT TYPE := ONES;
        variable DIGIT_VAL
                                : STD LOGIC VECTOR(3
downto 0) := "0000";
         variable DIGIT_CTRL : STD_LOGIC_VECTOR(6
downto 0) := "0000000";
         variable COMMONS_CTRL : STD_LOGIC_VECTOR(2
downto 0) := "000";
         begin
             if (rising_edge(CLOCK)) then
                  if(RESET = '0') then
                       case CUR DIGIT is
                           when ONES =>
                                  DIGIT_VAL := ONES_BUS;
                                  CUR_DIGIT := DECS;
                                  COMMONS CTRL := "001";
                           when DECS =>
                                  DIGIT_VAL := DECS_BUS;
```

```
CUR DIGIT := HUNDREDS;
                                   COMMONS CTRL := "010";
                            when HUNDREDS =>
                                   DIGIT VAL :=
HONDREDS BUS;
                                   CUR DIGIT := ONES;
                                   COMMONS CTRL := "100";
                            when others =>
                                   DIGIT VAL := ONES BUS;
                                   CUR_DIGIT := ONES;
                                   COMMONS CTRL := "000";
                       end case;
                       case DIGIT_VAL is
--abcdefg
                            when "0000" => DIGIT CTRL :=
"1111110";
                            when "0001" => DIGIT_CTRL :=
"0110000";
                            when "0010" => DIGIT CTRL :=
"1101101";
                            when "0011" => DIGIT_CTRL :=
"1111001";
                            when "0100" => DIGIT_CTRL :=
"0110011";
                            when "0101" => DIGIT_CTRL :=
"1011011";
                            when "0110" => DIGIT_CTRL :=
"1011111";
                            when "0111" => DIGIT CTRL :=
"1110000";
                            when "1000" => DIGIT_CTRL :=
"1111111";
                            when "1001" => DIGIT CTRL :=
"1111011";
                            when others => DIGIT_CTRL :=
```

```
"0000000";
                         end case;
                    else
                         DIGIT_VAL := ONES_BUS;
                         CUR_DIGIT := ONES;
                         COMMONS CTRL := "000";
                    end if;
                    COMM ONES <= not
COMMONS_CTRL(0);
                    COMM_DECS <= not
COMMONS_CTRL(1);
                    COMM HUNDREDS <= not COMMONS CTRL(2);</pre>
                    SEG_A <= not DIGIT_CTRL(6);</pre>
                    SEG B <= not DIGIT CTRL(5);</pre>
                    SEG_C <= not DIGIT_CTRL(4);</pre>
                    SEG_D <= not DIGIT_CTRL(3);</pre>
                    SEG_E <= not DIGIT_CTRL(2);</pre>
                    SEG F <= not DIGIT CTRL(1);</pre>
                    SEG_G <= not DIGIT_CTRL(∅);</pre>
                    DP <= '1';
               end if;
     end process INDICATE;
end Behavioral;
```




Рис. 3 - часова діаграма АСС



Рис. 4 - часова діаграма ALU




Рис. 5 - часова діаграма MUX




Рис. 6 - часова діаграма RAM



Рис. 7 - часова діаграма SEG_DECODER




Рис. 8 - часова діаграма TopLevel

Файл TopLevelTest.vhd:

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
ENTITY TopLevel TopLevel sch tb IS
END TopLevel_TopLevel_sch_tb;
ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
  COMPONENT TopLevel
  PORT ( CLOCK:
                  IN
                       STD LOGIC;
         RESET :
                      IN
                           STD_LOGIC;
                      :
         ENTER OP1
                           IN
                               STD LOGIC;
         ENTER_OP2
                      : IN STD LOGIC;
         CALCULATE : IN
                                STD LOGIC;
         DATA IN : IN
                           STD LOGIC VECTOR (7 DOWNTO
0);
         COMMON_0_OUT : OUT STD_LOGIC;
COMMON_1_OUT : OUT STD_LOGIC;
         COMMON 2 OUT : OUT STD_LOGIC;
              TEST: OUT STD LOGIC VECTOR(7 downto 0);
                      OUT STD_LOGIC;
         A_OUT
         B_OUT :
                      OUT STD LOGIC;
         C_OUT :
                      OUT STD LOGIC;
                     OUT STD_LOGIC;
         D_OUT : OUT STD_LOGIC;
E_OUT : OUT STD_LOGIC;
         F_OUT :
                      OUT STD LOGIC;
                     OUT STD LOGIC;
         G OUT
         DP_OUT :
                      OUT STD_LOGIC;
              RAMOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
              ALUOUT: OUT STD LOGIC VECTOR(7 downto 0);
              RAMA: OUT STD LOGIC VECTOR(1 downto 0);
               RAMWR: OUT STD LOGIC;
         OVERFLOW:
                       OUT
                           STD LOGIC);
```

```
END COMPONENT;
  SIGNAL CLOCK : STD_LOGIC := '0';
  SIGNAL RESET : STD_LOGIC;
  SIGNAL ENTER_OP1 : STD_LOGIC;
  SIGNAL ENTER OP2
                          STD LOGIC;
  SIGNAL CALCULATE :
                          STD_LOGIC;
  SIGNAL DATA IN : STD LOGIC VECTOR (7 DOWNTO 0);
  SIGNAL COMMON 0 OUT :
                          STD LOGIC;
  SIGNAL COMMON_1_OUT : STD_LOGIC;
  SIGNAL COMMON_2_OUT : STD_LOGIC;
  SIGNAL A OUT :
                     STD LOGIC;
  SIGNAL B OUT
                      STD LOGIC;
  SIGNAL C_OUT : STD_LOGIC;
  SIGNAL D_OUT : STD_LOGIC;
SIGNAL E_OUT : STD_LOGIC;
  SIGNAL F_OUT : STD_LOGIC;
  SIGNAL G_OUT : SIGNAL DP_OUT :
                      STD LOGIC;
                    STD_LOGIC;
  SIGNAL OVERFLOW:
                      STD LOGIC;
    SIGNAL TEST: STD LOGIC VECTOR(7 downto 0);
    SIGNAL TEST2: STD LOGIC VECTOR(7 downto 0);
    signal RAMOUT: STD LOGIC VECTOR(7 downto ∅);
    signal ALUOUT: STD LOGIC VECTOR(7 downto ∅);
    signal RAMA: STD_LOGIC_VECTOR(1 downto 0);
    signal RAMWR: STD LOGIC;
    constant CLOCK period : time := 166ns;
    constant CLKP: time := 12ms; --24ms;
BEGIN
  UUT: TopLevel PORT MAP(
         CLOCK => CLOCK,
         RESET => RESET,
         ENTER OP1 => ENTER OP1,
```

```
ENTER OP2 => ENTER OP2,
       CALCULATE => CALCULATE,
       DATA_IN => DATA_IN,
       COMMON_0_OUT => COMMON_0_OUT,
       COMMON_1 OUT => COMMON_1 OUT,
       COMMON 2 OUT => COMMON 2 OUT,
       A OUT => A OUT,
       B OUT => B OUT,
       C OUT => C OUT,
       D_OUT => D_OUT,
       E_OUT => E_OUT,
       F OUT => F OUT,
       G OUT => G OUT,
       DP_OUT => DP_OUT,
       OVERFLOW => OVERFLOW,
       TEST => TEST,
       RAMOUT => RAMOUT,
       ALUOUT => ALUOUT,
       RAMA => RAMA,
       RAMWR => RAMWR
 );
  CLOCK_process: process
begin
       CLOCK <= '0';
       wait for 83ns;
       CLOCK <= '1';
       wait for 83ns;
end process;
*** Test Bench - User Defined Section ***
 tb: PROCESS
 BEGIN
       lp1: for i in 4 to 4 loop
            lp2: for j in 2 to 2 loop
                 TEST2 <=
```

```
std_logic_vector((to_unsigned(i * j, 8) srl 1) + i + 10);
                    ENTER OP1 <= '1';</pre>
                    ENTER_OP2 <= '1';</pre>
                    CALCULATE <= '1';
                    DATA IN <= (others => '0');
                    RESET <= '0';
                    wait for CLKP;
                    RESET <= '1';
                    wait for CLKP;
                    DATA_IN <=
std_logic_vector(to_unsigned(i, 8)); -- A
                    ENTER OP1 <= '0';</pre>
                    wait for CLKP;
                    ENTER OP1 <= '1';</pre>
                    wait for CLKP;
                    DATA IN <=
std_logic_vector(to_unsigned(j, 8)); -- B
                    ENTER_OP2 <= '0';</pre>
                    wait for CLKP;
                    ENTER OP2 <= '1';
                    wait for CLKP;
                    CALCULATE <= '0'; -- START CALCULATION</pre>
                    wait for CLKP* 7;
                    assert TEST = TEST2 severity FAILURE;
                    wait for CLKP;
               end loop;
          end loop;
      WAIT; -- will wait forever
   END PROCESS;
   *** End Test Bench - User Defined Section ***
END;
```




Рис. 9 - семисегментний індикатор

Вхідне число: $020_{10} = 10100_2$

Сотні: g = 1 (a,b,c,d,e,f = 0)

Десятки: c = 1, f = 1 (a,b,d,e,g = 0)

Одиниці: g = 1 (a,b,c,d,e,f = 0)

Висновок: виконуючи дану неймовірну лабораторну роботу та оформлюючи звіт до неї, я навчився реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.