Homework 4 Report

Student ID: 110061644 Name: 梁謙行

1. Briefly explain what each step does in the APR flow.

A. Design setup

引入 design 的 netlist 檔案,引入 LEF 製程檔案,設定 power ground 的 net 名稱; multi-mode, multi-corner 設定,用來做時序分析; 並生成 IO 配置檔。

B. Floorplan

做一些 IC 平面空間的初始設定,設定 core utilization,決定 core 跟 cells 面積的比率。

C. Powerplan

設定 power 線的參數,生成 power rings 跟 stripe,設定 rings 的型態和層數,並設定 stripe 組數和間隔。

D. Placement

做初步的 standard cell 擺放,並進行 congestion analysis 分析這樣的 placement 是否會導致 routing 壅塞。

E. ClockTreeSynthesis

生成 clocktree 並且在生成前後進行 timing 的分析,包含 setup time 及 hold time。

F. Route

給所有的 cell 進行繞線,並且在完成後要進行 timing 分析。

G. Filler Adding

在沒有 cell 的空間要填入 filler。

- What is the purpose of these generated files in hw4/apr/netlist/?
 - A. CHIP.v

可以用來做 post-layout simulation 的 netlist。

B. CHIP_layout.sdc


設置各種 design constraint,create_clock,create_generated_clock 設定 clk 頻率,set_input_delay, set_output_delay 設定 io pin 的 delay,set_max_fanout,set_max_capacitance, set_max_transition 設定違反 design rule 的標準。


C. CHIP_layout.sdf

紀錄電路中的 delay。


- D. CHIP_layout.gds Layout 檔案。
- E. CHIP_layout.gz

 RC extraction file
- 3. Please explain why the RTL simulation (make sim) doesn't need an SDF file, but the pre-layout (make syn) and post-layout simulation (make post) require this file. 因為 RTL simulation 並沒有使用合成出來的電路去模擬他只是 behavioral 的模擬,而 pre-layout 是合成出來的電路需要考慮 cell 的 delay,post-layout 則還需要另外考慮 routing 的 delay,因此他們需要 sdf 這個檔案,因為這個檔案記錄著電路中的 delay 資訊。
- 4. Please compare three kinds of power analysis in your report. Also, try to explain why they have different results.
 pre_layout_power_report.rpt
 用 gate level simulation 的波型,和合成出來的 netlist(lenet_syn.v)進行分析。 post_sim_power_report.rpt
 用 post layout simulation 的波型,和 routing 完的電路(CHIP.v)進行分析。 pre_sim_power_report.rpt
 用 RTL simulation 的波型,和 routing 完的電路(CHIP.v)進行分析。
- 5. You should include the screenshots of every checkpoint.






Checkpoint03




Q: How do standard cells connect with power/ground pins?

如上圖有將 pin 名稱顯示出來



Checkpoint05



Q: What is the worst IR drop? 2.1839mV

```
Reporting Utilizations....

Core utilization = 54.812929

Effective Utilizations

Average module density = 0.529.

Density for the design = 0.529.

= stdcell_area 228421 sites (78120 um^2) / alloc_area 431963 sites (147731 um^2).

Pin Density = 0.2311.

= total # of pins 104108 / total area 450443.

*** Message Summary: 0 warning(s), 0 error(s)

0
innovus 11>
```

```
Loading snapshot worklib.tb_lenet:v ...... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
FSDB Dumper for IUS, Release Verdi_R-2020.12, Linux, 11/19/2020 (C) 1996 - 2020 by Synopsys, Inc.
*Verdi*: Create FSDB file 'lenet_post.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Reset System
Compute start
Compute finished, start validating result...
                      [PASS]
Conv 1 activation [PASS]
Conv 2 activation [PASS]
Conv 3 activation [PASS]
FC 1 activation [PASS]
FC 2 activation [PASS]
>>> Congratulation! All result are correct
 [Post-layout gate-level simulation]
Clock Period:
                            12 ns,Total cycle count:
                                                                 23729 cycles
Simulation finish
Simulation complete via $finish(1) at time 285990332 PS + 0
./lenet_tb.v:202
                              $finish;
ncsim> exit
[g110061644@ic21 sim]$
```

```
[g110061644@ic55 lec]$ ./run_lec.bat
C: unknown locale
// Warning: Using '0_lec_all.do' as filename
                    CONFORMAL (R)

Version 11.10-s440 (27-Sep-2012) (64 bit executable)

Copyright (c) Cadence Design Systems, Inc., 1997-2012. All Rights Reserved
      This program is proprietary and confidential information belonging to
      Cadence Design Systems, Inc., and may be used and disclosed only as authorized 
in a license agreement controlling such use and disclosure.
      // Check out Conformal_Ultra 11.1 license
// Check out Conformal_Asic 11.1 license
// Command: dofile 0_lec_setup.do
/ Check out Conformal Jultra 11.1 license
/ Check out Conformal Asic 11.1 license
/ Command: dofile 0 lec_setup.do
/ Command: set log file lec.log -replace
/ Command: set log file lec.log -replace
Set variable 'TOP DESIGN' as 'lenet'
/ Command: setenv TOP DESIGN' as 'lenet'
/ Command: read design -file golden.f golden -verilog2k
/ Note: Process verilog command file golden.f -golden -verilog2k
/ Note: Process verilog command file golden.f -golden -verilog2k
/ Note: Process verilog command file golden.f -golden -verilog2k
/ Note: (The set on the set of the 
                    Mapping key points ...
         Mapped points: SYSTEM class
```

```
Mapped points: SYSTEM class
Mapped points
                                        P0
                                                    DFF
                                                                    Total
Golden
                             291
                                        209
                                                    1363
                                                                    1863
                                                                    1863
Revised
                             291
                                        209
                                                    1363
// Command: map key point
// Mapping key points ...
Mapped points: SYSTEM class
Mapped points
                                        P0
                                                    DFF
                                                                    Total
Golden
                             291
                                        209
                                                    1363
                                                                    1863
                                                                    1863
Revised
                             291
                                        209
                                                    1363
// Command: analyze multiplier -cdp_info
// Command: analyze datapath -merge -share -effort medium -verbose
// Command: add compare point -all
// 1572 compared points added to compare list
 // Command: compare
Compared points
                                             DFF
                                                              Total
Equivalent
                                                             1572
                                 209
                                             1363
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: report unmap point -notmapped
There is no unmapped point
// Command: usage
CPU time : 5.06 seconds
Memory usage : 291.21 M bytes
// Command: report compare data -nonequivalent
0 Non-equivalent point(s) reported
  compared point(s) reported
Compared points
                                                              Total
Equivalent
                                                              1572
                                 209
// Command: exit -force
[g110061644@ic55 lec]$
```

```
Aurning: Some Listing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PIE-G03)
Information: Checking 'dustry of range loads.
Information: Rounting time based power analysis... (PMR-601)
Information: Renning time based power analysis... (PMR-601)
Information: PMR-000 of Time based power analysis... (PMR-601)
Information: PMR-000 of Time based power analysis is running. Information: PMR-000 of University of Sympays, Inc.
Information: PMR-000 of University of Sympays, Inc.
Information: Power analysis is running, please wait ...
Last swent time = 285870 ns
Facility of Sympays, Inc.
Information: Total simulation time = 285990-332000 ns
proprit power .hier > report_power.hier.rpt
**sport_power .hier > session: 1516.64.9 MB
Implementation: Information: Information: 1317 seconds
Implementation: Information: 1318 seconds
Impl
```

```
g arcs. (PTE-003)
Building milt voltage information for entire design. (MV-022)
Checkching ductof table range;
Checkching ductof table range;
Checking instsing funds,
Checking instsing function'.
                                                        . Clock clk is selected as the reference clock for cycle accurate peak power analysis of the current design. (PWR-280) Running time based power analysis... (PWR-601) Reading v.cf 1716 - //users/curve/2022/NIII/1560008/g110061644/VLSI_SYS/MM04/sim/lenet.fsdb 'sab to vcd converter, Release Verdi R-2020.12 (RH Linux x86_64/64bit) -- Thu Nov 19 03:16:30 PDT 2020
                      ight (c) 1996 - 2020 Synopsys, Inc.
software and the associated documentation are proprietary to Synopsys, Inc.
software any only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.
ther use, reproduction, or distribution of this software is strictly prohibited.
                 Writer, Release Verdi, P-2019.06-5P2-5, RH Linux x86_64/64bit, 05/28/2022
1996 - 2022 by Synopsys, Inc.
rmation: The waveform options are:
File name: primetime_px.fsdb
File format: fsdb
Time interval: 10ms
Hierarchical level: all
                                   Herarchical Level: all

citons Power analysis is running, please weit ...

rent time = 331782 ns

i: //wers/course/20227/VISI175600008/g118061644/VISI_SYS/M004/sim/lenet.fsdb is converted to stdout successfully.

icon: analysis is done for time window (0ns - 332186ms)

g: Switching activity for constant net fc inst/n190 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/n191 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/n191 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/n192 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/FE OFN512_n188 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/FE OFN512_n188 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/N101 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/N101 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/N101 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/N101 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/N101 is reset by SAIF/VCD. (PSW-208)

g: Switching activity for constant net fc inst/Ad00 prot add prot
                                                          Power analysis is running, please wait
iming updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
loise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
laximum memory usage for this session: 1524.85 MB
PU usage for this session: 468 seconds
lapsed time for this session: 466 seconds
lagnostics summary: 53 warrings, 12 informationals
 hank you for using pt_shell!
g110061644@ic55 pre_sim_waveform]$
```