

# **COMP2611 Computer Organization**


---

## **Logics Review Notes**

---

### **1. Logic Gates**

*NOT gate truth table*



Input	Output
0	1
1	0

*2 - input AND gate*



A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1

*2 - input NAND gate*



A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0

*2 - input OR gate*



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	1

2 - input NOR gate



A	B	Output
0	0	1
0	1	0
1	0	0
1	1	0

Exclusive-OR gate



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

## 2. Logic Universality






With those gates, we can implement **all** of the possible Boolean switching functions:

- AND, OR, NOT
- AND, NOT
- OR, NOT
- NAND






- NOR

How to build?

- with AND, NOT



- with OR, NOT




- with NAND

NAND Gate Symbol




AND Gate




NOT Gate  
(Inverter)




Buffer




OR Gate




Exclusive-OR



Exclusive-NOR



- with NOR



### 3. Digital Logic

- Two types of digital logic circuits inside a computer:
  - **Combinational logic circuits**
    - Do not have **memory**
    - **Output** depends only on Inputs and Circuit
    - Can be fully specified with a **truth table** or **logic equation**
  - **Sequential logic circuits**
    - Have **memory**
    - **Output** depends on **both** inputs and value stored in memory(called **state**)

### 4. Translate Truth Table to Logic Expression

- **minterm**, denoted as  $m_i$ , is the **AND** of  $n$  boolean variables in its original or negated form.
- **maxterm**, denoted as  $M_i$ , is the **OR** ...
- Any bool function can be expressed as either:
  - An **OR/sum** of its **1-minterms** (Expression is TRUE if **any** of the 1 happens)

- An **AND/product** of its **0-maxterms** (Expression is TRUE if **all** of the 0 don't happen)
- Example:

Inputs			Output
A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$\begin{aligned} D &= m_3 + m_5 + m_6 + m_7 \\ &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \end{aligned}$$

$$\begin{aligned} D &= M_0M_1M_2M_4 \\ &= (A + B + C)(A + B + \bar{C})(A + \bar{B} \\ &\quad + C)(\bar{A} + B + C) \end{aligned}$$

## 5. Boolean Algebra

- Basic Laws of Boolean Algebra

Name	AND form	OR form
Identity law	$1A = A$	$0 + A = A$
Null law	$0A = 0$	$1 + A = 1$
Idempotent law	$AA = A$	$A + A = A$
Inverse law	$A\bar{A} = 0$	$A + \bar{A} = 1$
Commutative law	$AB = BA$	$A + B = B + A$
Associative law	$(AB)C = A(BC)$	$(A + B) + C = A + (B + C)$
Distributive law	$A + BC = (A + B)(A + C)$	$A(B + C) = AB + AC$
Absorption law	$A(A + B) = A$	$A + AB = A$
De Morgan's law	$\bar{AB} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A}\bar{B}$

- By Absorption Law, you can **expand** an expression by adding extra items, see below examples.
- Examples 1: Simplify expressions below:

- Q1.  $C + \overline{BC}$ .

Ans:  $= C + \overline{B} + \overline{C} = \overline{B} + 1 = 1$

- Q2.  $\overline{AB}(\overline{A} + B)(\overline{B} + B)$

Ans:

$$= \overline{AB}(\overline{A} + B) = (\overline{A} + \overline{B})(\overline{A} + B) = \overline{A} \cdot \overline{A} + \overline{A}B + \overline{A} \cdot \overline{B} + B\overline{B} = \overline{A} + \overline{A}(B + \overline{B}) + 0 = \overline{A}$$

- Q3.  $D = \overline{ABC} + A\overline{BC} + ABC\overline{C} + ABC$

Ans:  $= \overline{ABC} + A\overline{BC} + ABC\overline{C} + ABC + ABC + ABC$

$$= BC(A + \overline{A}) + AC(B + \overline{B}) + AB(C + \overline{C})$$

$$= AB + AC + BC$$

- Q4.  $AB + \overline{AB}CD + \overline{C}DEF$

Ans:  $= AB + ABCD + \overline{AB}CD + \overline{C}DEF$

$$= AB + CD(AB + \overline{AB}) + \overline{C}DEF$$

$$= AB + CD + \overline{C}DEF$$

$$= AB + CDEF + \overline{C}DEF = AB + EF$$

- Q5.  $\overline{\overline{AB}} + \overline{\overline{AC}}$

Ans:  $= \overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}} = ABC$

- Q6.  $\overline{\overline{XY}}\overline{\overline{ZY}}$

Ans:  $= \overline{(\overline{X} + \overline{Y} + Z)Y}$

$$= \overline{\overline{X} + \overline{Y} + Z} + \overline{Y}$$


$$= XY\overline{Z} + \overline{Y}$$

$$= XY\overline{Z} + X\overline{Y} \cdot \overline{Z} + \overline{Y}$$

$$= X\overline{Z} + \overline{Y}$$


- Examples 2: Simplify the circuit by using bool algebra.

- Q1.



Ans:  $(A + AB) + B = A(1 + B) + B = A + B$


- Q2.



Ans:  $A(\overline{A + B}) = A\overline{AB} = 0$ , so the output is always low.

## 6. K-Map

- Cells are organized in **Gray code** order
- Circle items by  $2^n$ , and as large as possible
- Example:



$$F = \overline{A_0} \cdot \overline{B_0} + A_0 B_0$$


## 7. Digital Logic Examples

- **half-adder**
  - The low order output is called  $S$  because it represents "sum", the high order output is  $C_{out}$  since it's the carry out. (We'll use this in full-adder)

A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B$$

$$C = A \cdot B$$




Truth Table

Logic Function

Circuit Implementation

- **full-adder**
  - While dealing with more numbers, we need **full-adder**.
  - **three inputs:**  $a, b$ , and the carry from the previous sum
  - **two outputs:**  $S$  and  $C_{out}$
  - We can use half-adder to build full-adder


- As we know,  $S$  represents sum, so  $S = a + b + C_{in}$ , just use two half-adder to get the result.



- How to deal with  $C_1, C_2$ ? Just observe:


$a$	$b$	$C_{in}$	$C_1$	$C_2$	$C_{out}$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	0	0	0
1	0	1	0	1	1
1	1	0	1	1	1
1	1	1	1	1	1

- By observing the table above, it's clear to get  $C_{out} = C_1 \text{ OR } C_2$ .
- The complete circuit is shown below:




- Replace OR gate with XOR gate, you are able to use fewer kinds of gates. (Cuz we use XOR to build half-adder)
- So how to use full-adder to add two 2-bit numbers?


$$A = A_1 A_0, B = B_1 B_0, \text{sum} = \Sigma_1 \Sigma_0, \text{and } C_{out} \text{ is the Carry.}$$



- We can also extend to more bits:



- Replace with 2-bit full-adder, or 4-bit full-adder, it will become:




- How to do subtract?

$a - b = a + (-b)$ , where  $(-b)$  should be written in **2's complement**. So we reverse every bit of  $b$ , and then add 1. We can perform this by inverting  $B_0, B_1$ , and set  $C_{in}$  to 1.


- **Decoder**

- takes an  $n$ -digit binary number and decodes it into  $2^n$  data lines

A	D <sub>1</sub>	D <sub>0</sub>
0	0	1
1	1	0




$A_1$	$A_0$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



- Similar to full-adder, we can build 2-to-4 decoder by using 1-to-2 decoders.

In the picture below,  $A_0$  and  $A_1$  should be swapped, to correspond to the circuit above.




- **Encoder**

- Reverse the decoder.

$D_1$	$D_0$	$A$
0	0	
0	1	0
1	0	1
1	1	

- What to do with other two situations?
  - don't care
  - adding sequential logic to know what input is active
- Example: **binary to 7-segment encoder**



$I_3$	$I_2$	$I_1$	$I_0$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	1	1	1	0	1	1	1
0	0	0	1	0	0	1	0	0	1	0
0	0	1	0	1	0	1	1	1	0	1
0	0	1	1	1	0	1	1	0	1	1
0	1	0	0	0	1	1	1	0	1	0
0	1	0	1	1	1	0	1	0	1	1
0	1	1	0	1	1	0	1	1	1	1
0	1	1	1	1	0	1	0	0	1	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

You can use K-Map and leave undefined situation as "don't care". The logic expressions will be something like:

$$D_0 = I_3 + \bar{I}_2 I_1 + \bar{I}_2 \bar{I}_0 + I_1 \bar{I}_0 + I_2 \bar{I}_1 I_0$$

$$D_1 = I_3 + I_2 + \bar{I}_1 + I_0$$

$$D_2 = \bar{I}_2 \bar{I}_0 + I_1 \bar{I}_0$$

$$D_3 = I_3 + I_2 \bar{I}_1 + I_1 \bar{I}_0 + \bar{I}_2 I_1$$

$$D_4 = I_3 + \bar{I}_2 + \bar{I}_1 \bar{I}_0 + I_1 I_0$$

$$D_5 = I_3 + I_2 \bar{I}_1 + \bar{I}_1 \bar{I}_0 + I_2 I_0$$

$$D_6 = I_3 + I_1 + I_2 I_0 + \bar{I}_2 \bar{I}_0$$


- **Demultiplexers**

- A **decoder** is used to **select** among many devices while a **demultiplexer** is used to **send a signal** among many devices.
- A 1 to 4 demultiplexer uses 2 select lines ( $S_0, S_1$ ) to determine which one of the 4 outputs ( $Y_0 - Y_3$ ) is routed from the input ( $D$ ).


**Truth Table**

S1	S0	Y3	Y2	Y1	Y0
0	0	0	0	0	D
0	1	0	0	D	0
1	0	0	D	0	0
1	1	D	0	0	0


- A simple 1-to-2 demux using 1-to-2 decoder:




- increase the number of signals that get transmitted: (**two-bit 1-to-2 demux**)



Express using demux symbol, that'll be:




- increase the number of inputs that get passed through: (**1-to-4 demux**)




- **Multiplexor(Selector)**

- Selects **one** input as output by a **control input**
- For a  $2^n$ -to-1 multiplexor:
  - $2^n$  data inputs
  - $n$  selection inputs
  - only **one** output
- Implement using 1-to-2 decoder:




- Use 2-to-1 mux to build **4-to-1 mux**:



## 8. Multivibrators


- [A good introduction to feedback logic](#)
- **S-R latch**
  - $S$  : set,  $R$  : reset
  - A latch is considered **set** when its output ( $Q$ ) is high, and **reset** when its output ( $Q$ ) is low.



- Having both S and R equal to 1 is called an **invalid** or **illegal** state:
  - Reason 1 :  $Q$  and  $\bar{Q}$  should be different; (both equal to 1 leads to  $Q = \bar{Q} = 0$ )
  - Reason 2: **Racing condition**. What will happen if we change (1, 1), to (0, 0)?

$S$	$R$	$Q$	$\bar{Q}$
0	0	latch	latch
0	1	0	1
1	0	1	0
1	1	invalid	invalid


- The **power-up state** of the latch circuit is unpredictable, so long as both the inputs are inactive.
- S-R Latch implemented with **NAND** gates:
  - Note that  $S$  is put above,  $R$  is put below.
  - $S, R$  are **in effect** when they are **deasserted**.



$S$	$R$	Action on $Q$
0	0	forbidden
0	1	1
1	0	0
1	1	latched

### • Gated S-R Latch


- Changes state only when certain conditions are met, regardless of its  $S$  and  $R$  input states
  - $E$  : enable



E	S	R	Q	$\bar{Q}$
0	0	0	latch	latch
0	0	1	latch	latch
0	1	0	latch	latch
0	1	1	latch	latch
1	0	0	latch	latch
1	0	1	0	1
1	1	0	1	0
1	1	1		invalid


- **D-Latch**

- Inspired by **Gated S-R-Latch**, we can create a multivibrator latch circuit with no “illegal” input states.



E	D	Q	$\bar{Q}$
0	0	latch	latch
0	1	latch	latch
1	0	0	1
1	1	1	0

- Note that the  $R$  input has been replaced with the complement (inversion) of the old  $S$  input, and the  $S$  input has been renamed to  $D$ .
- This ensures that  $Q$  and  $\bar{Q}$  are *always* opposite of one another.
- As with the gated S-R latch, the D latch will not respond to a signal input if the enable input is 0. When the enable input is 1, however, the  $Q$  output follows the  $D$  input.
- D-Latch implemented with **NAND** gates:



C (Clock)	D	Action on Q
0	0	Nothing changed
0	1	Nothing changed
1	0	$Q = 0$
1	1	$Q = 1$


$$Q = (D \text{ nand } C) \text{ nand } \bar{Q}, \quad \bar{Q} = (\bar{D} \text{ nand } C) \text{ nand } Q.$$

- **Edge-triggered Latches: Flip-Flops**


- Why do we need that?
  - The latch responds to the data inputs (S-R or D) only when the **enable input is activated**.

- In many digital applications, however, it is desirable to limit the responsiveness of a latch circuit to **a very short period of time** instead of the entire duration that the enabling input is activated.
- One method is called **edge triggering**, where the circuit's data inputs have control only during the time that the enable input is **transitioning** from one state to another.
- Compare D-Latch with **edge-triggered D-Latch**


Regular D-latch response



Positive edge-triggered D-latch response




## Negative edge-triggered D-latch response




Outputs respond to input (D)  
only when enable signal transitions  
from high to low


- an **edge-triggered S-R** circuit is more properly known as an **S-R flip-flop**, and an **edge-triggered D** circuit as a **D flip-flop**
- The enable signal is renamed to be the **clock** signal.
- We refer to the data inputs (S, R, and D, respectively) of these flip-flops as **synchronous** inputs, because they have effect only at the time of the **clock** pulse edge (transition), thereby *synchronizing* any output changes with that clock pulse, rather than at the whim of the data inputs.
- **Master-Slave D flip-flop**
  - **Falling edge** Master-Slave D flip-flop:



- How to build a **rising edge** Master-Slave D flip-flop?  
 [Ans] Change the inverter to  $C_0$ (in the picture above).
- Exercise: Draw the timing diagram of the circuit below, if  $Q_0, Q_1, Q_2$  are both 0 at the beginning.



[Ans]



Copyright: Some of the images are downloaded from [this website](#).