
clk
clr
uart_rx
inst_recepcion
block_full
wrd_a[31:0]
wrd_b[31:0]
wrd_c[31:0]
wrd_d[31:0]
wrd_e[31:0]
wrd_f[31:0]
clk
wrd_0[31:0]
clr
wrd_1[31:0]
rx_in
wrd_2[31:0]
wrd_3[31:0]
wrd_4[31:0]
wrd_5[31:0]
wrd_6[31:0]
wrd_7[31:0]
wrd_8[31:0]
wrd_9[31:0]
subsistema_de_recepcion
blake2s_module
block_wrd_a[31:0]
block_wrd_b[31:0]
block_wrd_c[31:0]
block_wrd_d[31:0]
block_wrd_e[31:0]
block_wrd_f[31:0]
block_wrd_0_and_msg_size_uphlf[31:0]
block_wrd_1_and_msg_size_lohlf[31:0]
block_wrd_2_and_dgst_key_sizes[31:0]
block_wrd_3[31:0]
block_wrd_4[31:0]
block_wrd_5[31:0]
block_wrd_6[31:0]
block_wrd_7[31:0]
block_wrd_8[31:0]
block_wrd_9[31:0]
clk
clr
data_ready
top_blake2s
digest_wrd_0[31:0]
digest_wrd_1[31:0]
digest_wrd_2[31:0]
digest_wrd_3[31:0]
digest_wrd_4[31:0]
digest_wrd_5[31:0]
digest_wrd_6[31:0]
digest_wrd_7[31:0]
output_pulse_digest_ready
inst_transmision
clk
clr
data_ready
wrd_0[31:0]
wrd_1[31:0]
wrd_2[31:0]
wrd_3[31:0]
wrd_4[31:0]
wrd_5[31:0]
wrd_6[31:0]
wrd_7[31:0]
tx_out
subsistema_de_transmision
uart_tx