inst_recepcion

subsistema_de_recepcion

uart_receiver_instance

uart_receiver

clk
clr

ready

uart_rx

uart_rx_data[7:0]

b_next_i RTL_ROM

A[3:0] O

b_next_i__0

RTL_MUX

S=1'b0 I0

S=default I1 O S

b_next_i__1

RTL_MUX

S=2'b00 I0
S=2'b01 I1
S=2'b10 I2

S=2'b11 I3 O
S[1:0]

b_reg_reg[7:0]

RTL_REG_ASYNC C

CE

CLR D Q

clk16_next_i

RTL_MUX

S=2'b11 I0[1:0] S=default I1[1:0] O[1:0] S[1:0]

clk16_reg_reg[1:0]

RTL_REG_ASYNC C

CLR D Q

n_next_i

RTL_MUX

S=3'b111 I0[2:0] S=default I1[2:0] O[2:0] S[2:0]

n_next_i__0 RTL_ROM

A[3:0] O

n_next_i__1

RTL_MUX

S=1'b0 I0

S=default I1 O S

n_next_i__2

RTL_MUX

S=2'b00 I0
S=2'b01 I1
S=2'b10 I2

S=2'b11 I3 O
S[1:0]

n_reg_reg[2:0]

RTL_REG_ASYNC C

CE

CLR D Q +

plusOp_i RTL_ADD

I1

I0[3:0] O[3:0] +

plusOp_i__0 RTL_ADD

I1

I0[1:0] O[1:0] +

plusOp_i__1 RTL_ADD

I1

I0[2:0] O[2:0]

ready_i

RTL_MUX

S=2'b00 I0
S=2'b01 I1
S=2'b10 I2

S=2'b11 I3 O
S[1:0]

s_next_i

RTL_MUX

S=4'b0111 I0[3:0] S=default I1[3:0] O[3:0] S[3:0]

s_next_i__0

RTL_MUX
S=4'b1111 I0[3:0] S=default I1[3:0] O[3:0] S[3:0] s_next_i__1

RTL_MUX

S=2'b01 I0[3:0] S=2'b10 I1[3:0] S=2'b11 I2[3:0] O[3:0]
S[1:0]

s_next_i__2

RTL_MUX

S=2'b00 I0
S=2'b01 I1
S=2'b10 I2

S=2'b11 I3 O
S[1:0]

s_pulse_i

RTL_MUX

S=2'b00 I0

S=default I1 O

S[1:0]

s_reg_reg[3:0]

RTL_REG_ASYNC C

CE

CLR D Q

state_next_i

RTL_MUX

S=1'b0 I0

S=default I1 O S

state_next_i__0 RTL_ROM

A[3:0] O[1:0]

state_next_i__1

RTL_MUX S

S=1'b0 I0[1:0] S=default I1[1:0] O[1:0]

state_next_i__2 RTL_ROM

A[2:0] O[1:0]

state_next_i__3

RTL_MUX

S=4'b1111 I0[1:0] S=default I1[1:0] O[1:0] S[3:0]

state_next_i__4

RTL_MUX S

S=1'b0 I0[1:0] S=default I1[1:0] O[1:0]

state_next_i__5 RTL_ROM

A[3:0] O[1:0] state_next_i__6

RTL_MUX S

S=1'b0 I0[1:0] S=default I1[1:0] O[1:0]

state_next_i__7

RTL_MUX

S=2'b00 I0

S=2'b01 I1[1:0] S=2'b10 I2[1:0] S=2'b11 I3[1:0] O[1:0]
S[1:0]

state_reg_reg[1:0]

RTL_REG_ASYNC C

CLR D Q
...