
derived_clock_inst
clk
secondary_clk_reg
C
Q
D
clk_out
secondary_clk0_i
I0
O
RTL_INV
RTL_REG
derived_clock