# Embedded Real Time Systems - Assignment $1\,$

Henrik Bagger Jensen, David Jensen and Christian M. Lillelund September 12, 2018

#### 1 Introduction

This report details the five exercises completed in assignment 1 for the course "Embedded Real Time Systems". All exercises revolve around the modeling language SystemC and uses it to build models at the system level of abstraction using modules, methods, threads etcetera. Each exercise contains a short description of the goal, how we did it with SystemC and code snippets for demonstration purposes.

All code listings are presented in the following manner:

```
1
    #include <stdio.h>
    #define N 10
3
    /* Block
4
    * comment */
5
6
    int main()
7
8
            int i;
9
10
            // Line comment.
            puts("Hello world!");
11
12
            for (i = 0; i < N; i++) {
13
14
                     puts("LaTeX is also great for programmers!");
            }
15
16
            return 0;
17
18
```

Listing 1: Example listing.

### 2 Exercise 3.1 - ModuleSingle

We implemented the application with a main.cpp and a ModuleSingle.h file, containing the headers and the implementation code. The main.cpp starts the simulation by instantiating the Single class and calling  $sc\_start()$  running for 200MS. This is shown in listing 2

```
int sc_main(int argc, char* argv[]) {
    Single ModuleSingle("my_instance 1");
    sc_start(200,SC_MS);
    return 0;
}
```

Listing 2: Application file for ModuleSingle

The ModuleSingle.h defines the Single module functionality that performs the exercise task. It contains a single thread  $my\_thread\_process$  and a single method  $my\_method$ . The method is static sensitive to the event  $my\_event$ . Inside the method is simply a counter that increments a  $sc\_uint$  variable when invoked and outputs the value using cout. The thread executes in a while-loop that notifies the method every 2MS by calling the event  $my\_event$ . The counter variable is just 4 bits, so it resets when it wraps around (16 or higher). The code for ModuleSingle.h is shown in listing 3.

```
SC_MODULE(Single) {
2
             sc_event my_event;
3
             sc_uint <4> counter;
4
             void my_thread_process(void) {
                      while(true) {
5
6
                              my_event.notify();
                              wait(2,SC_MS);
7
8
             }
9
10
             void my_method(void) {
11
                      counter++;
                      std::cout << "counter: " << counter << "
12
                        Timestamp: " << sc_time_stamp() << std::endl;</pre>
13
             }
14
15
16
             SC_CTOR (Single) {
17
                      counter = 0;
18
                      SC_THREAD(my_thread_process)
                               sensitive << my_event;</pre>
19
20
                      SC_METHOD (my_method)
21
                               sensitive << my_event;
22
             } };
```

Listing 3: Implementation of ModuleSingle

#### 3 Exercise 3.2 - ModuleDouble

For ModuleDouble, the application now includes two threads, one method and four events. We use dynamic sensitivity in this exercise to subscribe and wait for an event to trigger the method. Figure 1 shows the interaction between the threads A and B and method A.




Figure 1: Architecture of ModuleDouble with threads, methods and events.

The application file contains the main.cpp which instantiates ModuleDouble and starts the simulation as shown in listing 4.

Listing 4: Application file for ModuleDouble.

The functionality is implemented in the ModuleDouble.h file. Firstly, we define the four events that are used to trigger the threads and methods as shown in the architecture. We then introduce a boolean event\_tracker variable to enable the method A to alternate between waiting on event A and B. The two threads A and B notifies event A and B respectively and waits for an acknowledgment from the method by calling the wait() method. This suspends the thread and waits for the sensitive list event to occur (event Aack and Back respectively). The method alternates between the two events, prints the current time and which event it has received before notifying the acknowledge event and waits for the

opposite thread than the one being acknowledged to invoke it again using the  $next\_trigger()$  method. The code for ModuleDouble.h is shown in listing 5. Note that the  $dont\_initialize()$  method in the constructor prohibits the threads from being executed before the event occur.

```
SC_MODULE(moduleDouble){
3
    sc_event event_a, event_b, event_a_ack, event_b_ack;
 4
    bool event_tracker;
5
 6
    void my_threadA(void) {
7
            while(true) {
 8
                     wait(3,SC_MS);
9
                      event_a.notify();
10
                     wait(3,SC_MS,event_a_ack);
            }
11
12
13
    void my_threadB(void) {
14
             while(true) {
15
                     wait(2,SC_MS);
16
                      event_b.notify();
17
                     wait(2,SC_MS,event_b_ack);
18
            }
19
20
    void my_methodA(void){
21
             if(event_tracker) {
                     std::cout << "Timestamp: " << sc_time_stamp() <<</pre>
22
23
                      - event: A" << std::endl;</pre>
24
                      event_a_ack.notify();
25
                      event_tracker = false;
26
                      // When the method is called next time it must
                          be by event_b
27
                     next_trigger(event_b);
28
             } else {
29
                      std::cout << "Timestamp: " << sc_time_stamp() <<</pre>
                      - event: B" << std::endl;</pre>
30
31
                      event_b_ack.notify();
32
                      event_tracker = true;
                      // When the method is called next time it must
33
                          be by event_a
34
                     next_trigger(event_a);
35
36
37
    SC_CTOR (moduleDouble) {
38
             SC_THREAD(my_threadA)
39
             sensitive << event_a_ack;</pre>
             SC_THREAD(my_threadB)
40
41
             sensitive << event_b_ack;
             SC_METHOD(my_methodA)
42
43
             sensitive << event_a << event_b;</pre>
44
             dont_initialize();
    } };
45
```

Listing 5: Implementation of ModuleDouble.

# 4 Exercise 3.3 - Consumer and producer with TCP

This exercise models a producer and consumer thread by two independent modules. They exchange messages (in this case TCP packets) via a SystemC  $sc\_fifo$  queue, with the producer transmitting a new packet every 2-10MS. The consumer receives the packet on its queue and prints out the sequence number and time stamp. The definition of the TCPHeader is found in the exercise. We extended the model to include multiple consumers receiving packets on different ports.

Listing 6 shows the application file for our producer/consumer setup. We create one producer, two consumers and then two  $sc_-fifo$  channels for each consumer. The outbound channel of the producer is set to both channels.

```
1
   int sc_main(int argc, char* argv[]) {
2
3
            producer my_producer("producer");
            consumer my_consumer1("consumer1");
4
5
            consumer my_consumer2("consumer2");
6
            sc_fifo<TCPHeader*> C1("C1");
7
            sc_fifo<TCPHeader*> C2("C2");
8
10
            my_producer.out(C1);
            my_producer.out(C2);
11
12
            my_consumer1.in(C1);
13
            my_consumer2.in(C2);
14
15
            sc_start(2000,SC_MS);
16
            return 0;
   }
17
```

Listing 6: Application file for producer/consumer.

The producer internally uses a *sc\_port* class to bind the two channel interfaces. The zero parameter allows binding a unlimited number of interfaces. We can access each binded channel using the index operator as shown in the *producer\_thread* and write to it. The producer waits a random time interval, creates a new TCP packet, set a sequence number and writes that to each binded channel. See listing 7.

```
1
    SC_MODULE(producer){
            sc_port<sc_fifo_out_if<TCPHeader*>,0> out;
2
3
             int min = 2;
            int max = 10;
 4
 5
            int counter = 0;
 6
             void producer_thread(void) {
7
 8
                     while(true) {
9
                              int random = rand() % min+max;
10
                              wait(random,SC_MS);
11
                              TCPHeader* newpacket = new TCPHeader();
12
                              counter++;
13
                              newpacket -> SequenceNumber = counter;
14
15
                              for(int i = 0; i < out.size(); i++) {</pre>
                                       out[i]->write(newpacket);
16
17
18
19
20
    SC_CTOR (producer) {
21
            SC_THREAD (producer_thread)
22
23
   };
```

Listing 7: Implementation of TCP producer.

The consumer receives the TCP packets in a thread and prints out the time stamp and the sequence number. Note the *object* variable is a pointer to a *TCPHeader* type, hence the arrow notation to dereference it. See listing 8.

```
SC_MODULE(consumer){
            sc_fifo_in<TCPHeader*> in;
3
            void consumer_thread(void) {
5
            while(true) {
6
                     TCPHeader* object = in->read();
                     std::cout << "Timestamp: " << sc_time_stamp() <<</pre>
7
                       - Seq: " << object -> Sequence Number <<
8
                     " " << name() << std::endl;
9
10
11
    SC_CTOR (consumer) {
12
            SC_THREAD (consumer_thread)
13
14
   }
15
   };
```

Listing 8: Implementation of TCP consumer.

#### 5 Exercise 3.4 - Master and slave with ST

In this exercise we create a cycle accurate communication model that uses the Avalon Streaming Bus interface (ST) to send data from a master (data source) to a slave (data sink) by a common clock frequency. The sink notifies the source whenever it is ready to receive new data and stores the received data in a text file. The data simulation is shown in a GTKWaveViewer file. The channel configuration is defined in the exercise. Figure 2 shows the architecture of the source and sink.




Figure 2: Architecture of the data source and sink.

Listing 10 shows the application file that takes care of the declaration and wiring of channels, the clock and starting the application.

```
int sc_main(int argc, char* argv[]) {
2
3
            Source Master("Master"); DataSink Slave("Slave");
4
5
            sc_clock clock("clock", sc_time(CLK_PERIODE, SC_NS) );
                // 50 MHz
6
7
            sc_signal < bool > ready_channel("C1"), valid_channel("C2")
8
            sc_signal < sc_uint < DATA_BITS > data_channel("C3");
q
10
            sc_signal < sc_uint < ERROR_BITS > > error_channel("C4");
11
            sc_signal < sc_uint < CHANNEL_BITS > > channel_channel("C5");
12
13
            Master.valid(valid_channel);
14
            Master.data(data_channel);
15
            Master.ready(ready_channel);
16
            Master.error(error_channel);
17
            Master.channel(channel_channel);
            Master.clk(clock);
18
19
            Slave.valid(valid_channel);
20
            Slave.data(data_channel);
21
            Slave.ready(ready_channel);
22
            Slave.error(error_channel);
23
            Slave.channel(channel_channel);
24
            Slave.clk(clock):
25
            sc_start(2000,SC_NS); return 0; }
```

Listing 9: Application file for mater/slave.

Listing 10 shows the implementation of the source. The outgoing channels are modeled with the  $sc\_out$  class and ingoing with  $sc\_in$ . The constructor declares a  $source\_method()$  sensitive to the clock configured in the application file. The method detects the ready signal from the sink and then writes a arbitrary number to the data channel, a random error code and a channel bit. Finally it sets the valid channel to true, letting the sink know data is ready.

```
SC_MODULE(Source){
2
3
             sc_in < bool > ready;
 4
             sc_in_clk clk;
5
 6
             sc_out < bool > valid;
7
             sc_out < sc_uint <DATA_BITS > > data;
8
             sc_out < sc_uint <ERROR_BITS> > error;
9
             sc_out < sc_uint < CHANNEL_BITS > > channel;
10
11
             void source_method(void) {
                      if(ready.read() == true){
12
                      data.write(rand() % 65536);
13
                      error.write(rand() % 4);
14
15
                      channel.write(rand() % MAX_CHANNEL);
16
                      valid.write(true);
             } else {
17
18
                      valid.write(false);
             }
19
20
   }
21
22
    SC_CTOR (Source) {
23
             SC_METHOD (source_method)
24
             sensitive << clk;</pre>
25
             dont_initialize();
26
             }
27
    };
```

Listing 10: Implementation of the data source.

Listing 11 details the sink. Data is received when valid is signaled, stored and written to an external text file. The global clock invokes the  $sink\_method()$  method. The text file and the waveform file are opened in the constructor and closed in the destructor.

```
SC_MODULE(DataSink){
3
            ofstream myfile;
5
            sc_out <bool > ready;
6
            sc_in_clk clk;
7
            sc_in<bool> valid;
8
9
            sc_in< sc_uint<DATA_BITS> > data;
10
            sc_in< sc_uint<ERROR_BITS> > error;
11
            sc_in < sc_uint < CHANNEL_BITS > > channel;
12
13
            sc_trace_file * tf;
14
            void sink_method(void) {
15
16
                     if(valid.read() == true) {
                             int data = this->data.read();
17
18
                             int error = this->error.read();
19
                             int channel = this->channel.read();
20
21
                             ready.write(false);
22
23
                              .. // print data to console and file
24
                     } else {
25
                             ready.write(true);
26
                     }
27
28
29
   SC_CTOR (DataSink) {
30
            SC_METHOD (sink_method)
31
            sensitive << clk;
32
            dont_initialize();
33
34
                    // code for generating VCD file
35
            myfile.open ("data.txt");
36
37
    ~DataSink() {
38
39
            sc_close_vcd_trace_file(tf);
40
            myfile.close();
41
42
   };
```

Listing 11: Implementation of the data sink.

Listing 12 shows a small snippet from the text file with data entries and figure 3 displays the signal states when the first data transfer occurs from the source at time 10NS. It starts when the clock goes low. The data value is 4567, and the valid signal is set accordingly.

Data: 17767
Data: 18547
Data: 37962
Data: 31949
Data: 16882
Data: 57670

Listing 12: Output at the sink.




Figure 3: The signal state monitored in GTKWaveViewer.

## 6 Exercise 3.5 - Master and slave with adapter

In this exercise we model the TLM layer with a FIFO queue and the BCAM layer by implementing a adapter between the master and slave (source and sink) from the previous exercise that handles. The source simply puts data on a FIFO queue, then the adapter is responsible for handling and converting the data to the bus cycle accurate interface on the receiving sink. Figure 4 exhibits the setup.




Figure 4: BCAM model with an adapter between the master and slave.

The application file creates instances of the master, slave and the input adapter. We set an appropriate clock, create signals that mimic the ones used in 3.4 and then wire everything together. We introduce a reset and a clock for the adapter to use. It waits for a positive rising edge to sample and write data to the sink. Listing 13 shows the application file.

```
1
    int sc_main(int argc, char* argv[]) {
3
            Source Master("Master");
            DataSink Slave("Slave");
 4
            InAdapter <int > inAdapt ("instAdapter");
 5
 6
 7
            sc_clock clock("clock", sc_time(CLK_PERIODE, SC_NS) );
                 // 50 MHz
8
9
            sc_signal < sc_logic > reset;
10
            sc_signal < sc_logic > ready_channel("C1");
11
            sc_signal < sc_logic > valid_channel("C2");
12
            sc_signal < sc_uint < DATA_BITS > > data_channel("C3");
13
14
            sc_signal < sc_uint < ERROR_BITS > > error_channel("C4");
            sc_signal < sc_uint < CHANNEL_BITS > > channel_channel("C5");
15
16
            reset = SC_LOGIC_0; // Reset release
17
18
19
            Master.out(inAdapt);
20
21
            inAdapt.valid(valid_channel);
22
            inAdapt.data(data_channel);
            inAdapt.ready(ready_channel);
23
24
            inAdapt.error(error_channel);
25
            inAdapt.channel(channel_channel);
26
            inAdapt.clock(clock);
27
            inAdapt.reset(reset);
28
29
30
            Slave.valid(valid_channel);
31
            Slave.data(data_channel);
32
            Slave.ready(ready_channel);
33
            Slave.error(error_channel);
34
            Slave.channel(channel_channel);
35
            Slave.clk(clock);
36
37
            sc_start(2000,SC_NS);
38
            return 0;
39
   }
```

Listing 13: Application file for master/slave with an adapter.

The source has now become very simple, as it just pushes arbitrary data onto a FIFO queue in a thread for the adapter to receive. Listing 14 shows the source.

```
SC_MODULE(Source){
2
            sc_fifo_out <int> out;
4
5
            void source_thread(void) {
6
7
                    while(true){
                             out.write(rand() % 65536);
8
                             wait(40,SC_NS);
9
                    }}
10
            SC_CTOR (Source) {
                     SC_THREAD(source_thread)
11
12
            }
   };
13
```

Listing 14: Source module that generates data.

The adapter is implemented as a template C++ class that inherits the  $sc\_fifo\_out\_if$  of some type T and  $sc\_module$  class making it a  $SC\_MODULE$ . The point of interest is the inherited write() method that accepts any type T scalar and convert it to a BCAM model by putting data on specific channels to the sink when it receives the ready signal. Also the reset signal must not have been set. Listing 15 shows the adapter.

```
2
            template \langle class T \rangle
3
            class InAdapter: public sc_fifo_out_if <T>, public
                 sc_module
 4
                     // Clock and reset
 5
 6
                     sc_in_clk clock; // Clock
                     sc_in<sc_logic> reset; // Reset
 7
8
9
                     // Handshake ports for ST bus
10
                     sc_in<sc_logic> ready; // Ready signal
                     sc_out <sc_logic > valid; // Valid signal
11
12
                     // Channel, error and data ports ST bus
13
                     sc_out <sc_uint < CHANNEL_BITS > > channel;
14
15
                     sc_out <sc_uint <ERROR_BITS> > error;
                     sc_out <sc_uint <DATA_BITS> > data;
16
17
                     void write (const T & value)
18
19
20
                              if (reset == SC_LOGIC_0)
21
22
                              // Output sample data on negative edge
                                  of clock
                              while (ready == SC_LOGIC_0)
23
24
                                      wait(clock.posedge_event());
25
26
                              wait(clock.posedge_event());
27
                              data.write(value);
28
                              channel.write(0); // Channel number
                              error.write(0); // Error
29
30
                              valid.write(SC_LOGIC_1); // Signal valid
                                   new data
31
                              wait(clock.posedge_event());
32
                              valid.write(SC_LOGIC_0);
33
34
                     else wait(clock.posedge_event());
35
36
            InAdapter (sc_module_name name_)
37
            : sc_module (name_)
38
39
40
            ... // Other inherited methods implemented here.
            };
41
```

Listing 15: Adapter that receives FIFO data and converts it.

The sink is similar to the one in 3.4. It is shown in listing 16. We used the SystemC boolean data type  $SC\_LOGIC$  in this exercise rather than the default C++ one.

```
1
   SC_MODULE(DataSink){
3
            ofstream myfile;
4
5
            sc_out <sc_logic > ready;
6
            sc_in_clk clk;
7
8
            sc_in<sc_logic> valid;
9
            sc_in < sc_uint < DATA_BITS > > data;
10
            sc_in< sc_uint<ERROR_BITS> > error;
            sc_in< sc_uint<CHANNEL_BITS> > channel;
11
12
13
            sc_trace_file * tf;
14
            void sink_method(void) {
15
16
                    if(valid.read() == SC_LOGIC_1){
17
                             int data = this->data.read();
                             int error = this->error.read();
18
19
                             int channel = this->channel.read();
20
21
                             ready.write(SC_LOGIC_0);
22
23
                             ... // Output data to cout and text file
24
                     } else {
25
                             ready.write(SC_LOGIC_1);
26
27
            }
28
29
            SC_CTOR (DataSink) {
30
                     SC_METHOD (sink_method)
31
                     sensitive << clk;
32
                     dont_initialize();
33
34
                     tf = sc_create_vcd_trace_file("Waveform");
35
                     ... // Set signal traces
36
                     myfile.open ("data.txt");
37
            }
38
39
            ~DataSink(){
40
                    sc_close_vcd_trace_file(tf);
41
                     myfile.close();
42
            }
43
   };
```

Listing 16: Sink that receives data.

Listing 17 shows the output at the sink and figure 5 shows the GTKWaveViewer diagram of the signal states.

Data: 17767
Data: 17767
Data: 9158
Data: 9158
Data: 39017
Data: 39017
Data: 18547

Listing 17: Output at the sink.




Figure 5: The signal state monitored in GTKWaveViewer.