ELEN 503 HW 2 Report Laurence Kim Submission

Part 1: Install SystemC

Part 2:

This portion of the code was fairly straightforward as we had to simply connect the stimulus and the adder by adding a couple lines of code that actually enables this process. Afterwards, I tinkered around with the do it function as to personally see how what tweaks could affect the waveform graph. Ultimately, after doing so, I know that the main difference between sc_signal and sc_buffer is that sc_buffer generates an event at every write(), while sc_signal generates an event only when the value is changed.

```
#include "systemc.h"
```

```
SC_MODULE(generator) {
    sc_out<short> sig;
    sc_out<short> buf;

void do_it(void) {
    wait(5, SC_NS); //5 5,5
    sig.write(5);
    buf.write(5);
    short value = 10;
    wait(10, SC_NS); //15 0,0

// Modifying the value through the signal
    sig.write(5); // Update the value in the signal
    buf.write(5); // Update the value in the buffer
    wait(10, SC_NS);
```

```
sig.write(value); // Update the value in the signal
    buf.write(value); // Update the value in the buffer
    value = 20; // Modify the local variable value
    wait(10, SC NS);
    cout << "Final value of sig: " << sig.read() << endl;</pre>
    cout << "Final value of buf: " << buf.read() << endl;</pre>
    sc stop(); // Stop simulation
  SC CTOR(generator) {
    SC THREAD(do it);
    sig.initialize(0);
    buf.initialize(0);
};
SC MODULE(receiver) {
 sc in<short> iport;
    cout << sc time stamp() << ":" << name() << " got " << iport.read() <<</pre>
endl;
  SC CTOR(receiver) {
    sensitive << iport;</pre>
    dont initialize();
```

```
int sc main(int argc, char *argv[]) {
 sc signal<short> sig;
 sc buffer<short> buf;
 generator GEN("GEN");
 GEN.sig(sig);
 GEN.buf(buf);
 receiver REV SIG("REV SIG");
 REV SIG.iport(sig);
 receiver REV BUF A("REV BUF");
 REV BUF A.iport(buf);
 sc trace file *tf = sc create vcd trace file("wave");
 sc trace(tf, sig, "sig");
 sc trace(tf, buf, "buf");
 sc start();
 sc close vcd trace file(tf);
  return (0);
```

Part 3:

Fibonacci Sequence

Let me first start by explaining this code by segmenting it into six parts. The first part are abstract interfaces that allow us to actually do the writes and reads to and from the FIFO as well as a reset and num_available method for quality of life implementation. The second part is the actual fifo implementation which has its own class as it builds upon the current sc channel that exists. This class holds a n array of data that has a num_elements and the first to keep track of the numbers in the fifo and the index of the first element within the fifo. The write method is blocking if it is full and lets the producers know likewise. The write_events and read_events are both meant to synchronize with the producer and consumers. The fibonacci generator is the actual producer and simply queues each order of the sequence into the fifo by using a write method. The consumer also extends the sc module like the producer and reads from the fifo. The top module constructs the interconnect of the producer, consumer, and fifo by the names fifo, fibonacci_gen, and consumer respectively. All these instances are connected by sc_ports. Finally we have a main function that runs the simulation with sc_start with the general structure and flow that we have seen in part 1 and the other auxiliary modules that we have referenced thus far.

```
// Code your testbench here
// or browse Examples
#include <systemc.h>

class write_if : virtual public sc_interface{
public:
    virtual void write(int) = 0;
    virtual void reset() = 0;
};
```

```
class read if : virtual public sc interface{
public:
   virtual void read(int &) = 0;
    virtual int num available() = 0;
};
class fifo : public sc channel, public write if, public read if{
public:
    fifo(sc module name name) : sc channel(name), num elements(0),
first(0) {}
    void write(int c) {
        if (num elements == max)
            wait(read event);
       write event.notify();
    void read(int &c){
            wait(write event);
       c = data[first];
       read event.notify();
    void reset() { num elements = first = 0; }
    int num available() { return num elements;}
private:
class fibonacci_gen : public sc_module{
```

```
sc port<write if> out;
   SC HAS PROCESS (fibonacci gen);
    fibonacci gen(sc module name name) : sc module(name) {
        SC THREAD(main);
   void main(){
       int first = 0, second = 1, next = 0;
            if(i <= 1)
                next = first + second;
                first = second;
               second = next;
           out->write(next);
public:
   sc_port<read_if> in;
   consumer(sc module name name) : sc_module(name) {
       SC THREAD(main);
   void main() {
            in->read(c);
            if(in->num_available() == 0)
```

```
class top : public sc_module{
public:
    fifo *fifo_inst;
    fibonacci_gen *prod_inst;
    consumer *cons_inst;

    top(sc_module_name name) : sc_module(name) {
        fifo_inst = new fifo("Fifo1");
        prod_inst = new fibonacci_gen("FibonacciGen1");
        prod_inst->out(*fifo_inst);
        cons_inst = new consumer("Consumer1");
        cons_inst->in(*fifo_inst);
    }
};
int sc_main (int, char *[]) {
    top top1("Top1");
    sc_start();
    return 0;
}
```

ALL KIGHIS KESEKVED

```
Fibonacci sequence:
0
1
1
2
3
5
8
13
21
34
Finding VCD file...
```