ELEN 503 Hardware-Software Co-Design

Homework #2 SystemC and TLM



Prof. Hoeseok Yang Santa Clara University

Spring Quarter 2023

Homework #2 - Overview

- In this homework, you will practice SystemC-based modeling and simulation
- Tasks 10(+2) points
 - Part I (set up and warming up): 2 point
 - Compile and install SystemC on your ECC linux computer
 - Warming up with "sc_signal vs. sc_buffer"
 - Part 2 (modules): 2 points
 - Different triggering conditions
 - Part 3 (Functional verification Fibonacci): 2 points
 - Untimed SystemC modeling of Fibonacci sequence generator
 - Part 4 (Transaction Level Modeling): 2 points
 - Loosely-timed TLM modeling of matmult
 - (Extra 2 points) Loosely-timed TLM modeling of matmult with MAC accelerator
 - Report: 2 points
- Submission
 - Upload your report (in pdf) and source codes (in zip) to Camino
 - Due: June 1st, 11:59pm

Part 1: Install SystemC

Use the ECC Linux Platform

- https://www.scu.edu/engineering/labs--research/labs/engineeringcomputing-center/remote-access-to-the-ecc/
- Don't forget to secure the VPN connection when connecting from outside
- Download SystemC 2.3.3 (with TLM)
 - https://www.accellera.org/downloads/standards/systemc

SystemC

Standards are developed in a collaborative and open environment by technical working groups. Working groups operate by building consensus regarding requirements, proposed new features, and implementation. Ultimately these may become part of a future standard. Participation in the technical working groups is the primary way that progress is made in improving the SystemC language, implementation, and associated libraries.

All of our members and community are welcome to download the specifications and documents made publicly available by the working groups.

Note: In 2016 Accellera re-licensed all SystemC supplemental material under the Apache 2.0 License. Access to some previous releases of SystemC material may still require acceptance of the terms of the SystemC Open Source License while the process of updating license statements is underway. Please contact the Accellera office if you have any questions.

Current Releases

Item	Download	Date Modified
SystemC 2.3.3 (Includes TLM)	Core SystemC Language and Examples (tar.gz)	2018-11-05
	Core SystemC Language and Examples (.zip)	2018-11-05

Part 1: Install SystemC (cont'd)

- Unzip the downloaded tarball
 - \$SYSTEMC: your systemc home directory
- 2. Go to the directory and make a temporary directory for compilation
 - a. cd \$SYSTEMC
 - b. mkdir objdir
 - c. cd objdir
- 3. Designate g++ as the compiler to be used for SystemC
 - export CXX=g++
- 4. Generate Makefile
 - ../configure

Part 1: Install SystemC (cont'd)

- 5. Compile
 - gmake
- Check if everything is okay with the compilation
 - gmake check
- Install (copy compiled library)
 - gmake install

```
make[4]: Entering directory /DCNF5/us
objdir/examples/sysc'
ASS: fft/fft flpt/test.sh
  SS: fft/fft fxpt/test.sh
 ASS: fir/test.sh
 ASS: fir/test rtl.sh
 ASS: pipe/test.sh
  SS: pkt switch/test.sh
 ASS: risc cpu/test.sh
 ASS: rsa/test.sh
 ASS: simple bus/test.sh
  SS: simple fifo/test.sh
ASS: simple perf/test.sh
 ASS: 2.1/dpipe/test.sh
ASS: 2.1/forkjoin/test.sh
ASS: 2.1/reset signal is/test.sh
 ASS: 2.1/sc export/test.sh
ASS: 2.1/sc report/test.sh
ASS: 2.1/scx barrier/test.sh
ASS: 2.1/scx mutex w policy/test.sh
 ASS: 2.1/specialized signals/test.sh
```

```
gmake[6]: Leaving directory `/DCNFS/users/faculty/hyang8/systemcbjdir/examples/tlm'

Testsuite summary for TLM 2.0.5

# TOTAL: 11

# PASS: 11

# SKIP: 0

# XFAIL: 0


# FAIL: 0

# ERROR: 0

# Comake[5]: Leaving directory `/DCNES/users/faculty/hyang8/systemcblands.
```


EDA Playground

- You may use EDA playground alternatively
 - https://www.edaplayground.com/
- (Important!) in case you use this
 - Save your work frequently and locally in your computer



Part 1: sc_signal vs. sc_buffer


Given the simple signal generator/receiver architecture (main.cpp)



 Customize the generator module and show (and explain) the difference between sc_signal and sc_buffer based on the console output

Part 1: sc_signal vs. sc_buffer (cont'd)

main.cpp



```
// main.cpp
#include "systemc.h"
   SC_MODULE (generator) {
     sc out<short> sig;
     sc_out<short> buf;
     void do_it(void) {
       wait(5, SC_NS);
       sig.write(5); buf.write(5); wait(10, SC_NS);
           // put your codes here
     SC_CTOR(generator) {
       SC_THREAD(do_it);
       sig.initialize(0);
       buf.initialize(0);
24 SC_MODULE (receiver) {
     sc in<short> iport;
     void do it(void) {
       cout << sc_time_stamp() << ":" << name() << " got " << iport.read() << endl;</pre>
     SC_CTOR(receiver) {
       SC METHOD(do it);
       sensitive << iport;
       dont_initialize();
                              ar *argv[]) {
      sc signal<short> sig;
      sc_buffer<short> buf;
     generator GEN("GEN");
     GEN.sig(sig); GEN.buf(buf);
     receiver REV_SIG("REV_SIG");
     REV_SIG.iport(sig);
     receiver REV_BUF_A("REV_BUF");
     REV_BUF_A.iport(buf);
     // trace file creation
     sc_trace_file *tf = sc_create_vcd_trace_file("wave");
sc_trace(tf, sig, "sig"); sc_trace(tf, buf, "buf");
     sc_start();
     sc_close_vcd_trace_file(tf);
     return(0);
```

Part 2: SystemC Modules

- Given source codes
 - ▶ Top-level file: main2.cpp
 - Input stimulus: stimulus.h
 - Adders: adder_method.h, adder_thread1.h, adder_thread2.h, adder_thread3.h, adder_cthread.h
- Different adder modules are given as follows
 - Adder_method : SC_METHOD
 - Adder_thread : SC_THREAD, sensitivity clk
 - Adder_thread2 : SC_THREAD, sensitivity a, b
 - Adder_thread3 : SC_THREAD, sensitivity a, b, clk
 - Adder cthread:SC THREAD


Part 2: SystemC Modules (cont'd)

- Complete the top-level file (main2.cpp)
 - Connection between stimulus and adder

```
2 #include "adder_method.h"
 3 #include "adder_thread1.h"
 4 #include "adder_thread2.h"
 5 #include "adder_thread3.h"
 6 #include "adder_cthread.h"
 7 #include "stimulus.h"
 8 int sc_main(int argc, char *argv[]) {
     sc_signal<int> A, B, R_M, R_T1, R_T2, R_T3, R_C;
    sc_set_time_resolution(1, SC_NS); // V2.0
     sc set default_time_unit(1, SC_NS);
     sc_clock clock("clock", 20, SC_NS, 0.5, 15, SC_NS);
     // example: adder_method
     adder method AD M("adder method"); // instantiation
     AD_M(A, B, R_M);
                                         // port connection
     // instantiate other adders too
     // put your code here ...
19
20
21
     stimulus STIM("stimulus"); // instantiation
     STIM(A, B, clock); // port connection
     // trace file creation
     sc_trace_file *tf = sc_create_vcd_trace_file("wave");
     sc_trace(tf, clock, "clock");
     sc_trace(tf, A,
                          "A");
     sc_trace(tf, B,
     sc_trace(tf, R_M,
                          "R_M");
     sc_trace(tf, R_T1,
                          "R_T1");
     sc_trace(tf, R_T2,
                          "R_T2");
32
33
34
35
36 }
     sc_trace(tf, R_T3,
                          "R_T3");
     sc_trace(tf, R_C,
                          "R_C");
     sc_start(80, SC_NS);
     return(0);
```

Part 2: SystemC Modules (cont'd)

- Based on the waveform result
 - Explain how the given modules differ from each other



Note: To revert to EPWave opening in a new browser window, set that

Part 3: Fibonacci Series

- From scratch, build a SystemC model that output Fibonacci series (based on your work in Homework #1)
 - No source code is given
 - You must use at least one sc_fifo
 - Use the SDF model you have done in Homework #1
- It would be helpful to have a look at simple_fifo example
 - \$SYSTEMC/examples/sysc/simple_fifo

Part 4: TLM simulation of MatMult

- From scratch, build a loosely-timed modeling of a matrix multiplication
 - No source code is given
 - one CPU (initiator) + one memory (target) connected through 32-bit (4B) bus
 - Assume that multiplication and addition takes 2ns and 1ns respectively
 - Assume that it takes 5ns for initiating a read/write and it takes additional 5ns for 4-byte read/write
 - □ Single 4B read \rightarrow 5ns + 5ns = 10ns
 - ▶ Burst read/write transactions available
 - □ Burst 12B write \rightarrow 5ns (initiation) + 5ns * 3 = 20ns
- Write a SystemC code that simulates a matrix multiplication between two random 16x16 matrices (each element being integer – 4B)
- Loosely-timed modeling
 - Use tlm_generic_payload and b_transport (of TLM 2.0)
 - You may customize the TLM 2.0 Tutorial I example
 - https://www.doulos.com/knowhow/systemc/tlm-20/tutorial-I-sockets-generic-payload-blockingtransport/

Part 4: TLM simulation of MatMult (cont'd)

- The initiator module should perform the following steps
 - Writing two randomly generated 16x16 matrices into memory (target)
 - Assume that rand() takes no time
 - Perform matrix multiplication by doing the following steps iteratively
 - Reading n pair of elements from the two matrices
 - Perform n multiply-accumulate (MAC) operations
 - 3) Update the output matrix
 - Read the output matrix and print the output and timing information

Extra 2 Points – TLM simulation of MAC Accelerator

- Assume that you consider adding a MAC accelerator that can perform a MAC operation for 4 pairs of integer values within 2ns
 - Still you have to feed the input values (4 pairs of integer values) to this accelerator through the same bus
 - You also have to read the output (single integer value) value after its completion
- Extend your work to support this accelerator
- Show the timing improvement by this accelerator through SystemC simulation

Report

- Your report must include following
 - Part I
 - Source code
 - Waveform or console output that explains the difference btw sc_buffer and sc_signal
 - Your analysis
 - Part 2
 - Source code
 - Waveform (screenshot)
 - Your analysis and explanation on the differences btw the given modules
 - Part 3
 - Source code
 - Output (waveform or console output)
 - Block diagram of your SystemC Fibonacci model
 - Part 4 (and extra points)
 - Source code
 - Output (console output with timing information)