Laurence Kim ELEN 511 ADV COMP ARCH DR. YANG

HW #2 Report

Part 0: Understand the given architecture

Instructions Ld r6,32(r12) Ld r2, 44(r13) Mul r0,r2,r4 Sub r8,r2,r6 Div r10,r0,r6 Add r11,r0,r6

```
/* execution unit latencies */
#define LAT_ADD 2 /* executed on ADD */
#define LAT_SUB 2 /* executed on ADD */
#define LAT_MUL 2 /* executed on MUL */
#define LAT_DIV 4 /* executed on MUL */
#define LAT_LD 1 /* executed on Memory Unit */
#define LAT_ST 1 /* executed on Memory Unit */
```

| Cycles | LD1 | LD2 | ADD1 | ADD2 | MULT1 | MULT2 |
|--------|-----|-----|------|------|-------|-------|
| 1 | I | | | | | |
| 2 | Е | I | | | | |
| 3 | w | Е | | | I | |
| 4 | | W | I | | E | |
| 5 | | | E | | E | I |
| 6 | | | E | I | W | Е |
| 7 | | | W | Е | | Е |
| 8 | | | | Е | | E |
| 9 | | | | W | | Е |
| 10 | | | | | | W |

I estimate this sequence of instructions to take **10** cycles. My reasoning is depicted in the table above. The table visualizes the sequence of the instructions fed into the reservation stations with the step of the reservation station during its respective cycle.

I is the issue step, E is the execute step, and W is the write step.

Part 1: Implement the basic Tomasulo Algorithm

Why do they appear in a reverse order?

They appear in a reverse order because if we have issue, execute, and write sequentially, then we could have issue, execute, and write all happen in the same cycle. Due to the nature of the CDB and data dependencies, finishing write before execute actually enables the features of tomasulo's algorithm.

| Cycles | LD1 | LD2 | ADD1 | ADD2 | MULT1 | MULT2 |
|--------|-----|-----|------|------|-------|-------|
| 1 | I | | | | | |
| 2 | Е | I | | | | |
| 3 | E | - | | | 1 | |
| 4 | W | Е | I | | - | |
| 5 | | Е | - | | - | I |
| 6 | | W | E | 1 | E | - |
| 7 | | | Е | - | Е | - |
| 8 | | | W | Е | W | Е |
| 9 | | | | Е | | Е |
| 10 | | | | W | | Е |
| 11 | | | | | | Е |
| 12 | | | | | | W |

12 cycles estimated.

My set of instructions that I use for 3 data dependencies are as show below

```
inst[0].num=1; inst[0].op=LD; inst[0].rd=6; inst[0].rs=12; inst[0].rt=32;
// ld r6,32(r12)
  inst[1].num=2; inst[1].op=LD; inst[1].rd=2; inst[1].rs=13; inst[1].rt=44;
// ld r2,44(r13)
  inst[2].num=3; inst[2].op=DIV; inst[2].rd=0; inst[2].rs=2; inst[2].rt=4;
// div r0, r2, r4
  inst[3].num=4; inst[3].op=ADD; inst[3].rd=8; inst[3].rs=0; inst[3].rt=3;
// add r8, r0, r3
  inst[4].num=5; inst[4].op=SUB; inst[4].rd=7; inst[4].rs=0; inst[4].rt=1;
// sub r7, r0, r1
```

```
inst[5].num=6; inst[5].op=MUL; inst[5].rd=9; inst[5].rs=7; inst[5].rt=6;
// mul r9, r7, r6
inst[6].num=7; inst[6].op=ST; inst[6].rd=8; inst[6].rs=8; inst[6].rt=0;
// st r8,0(r8)
```

The console output can be shown at the end of the report.

Part 3: HW speculation – 4 points

The sequence of instructions are stated as seen in my code below.

```
void init_inst()
{
   inst[0].num=1; inst[0].op=LD; inst[0].rd=0; inst[0].rs=1; inst[0].rt=0;
// ld r0,0(r1)
   inst[1].num=2; inst[1].op=MUL; inst[1].rd=4; inst[1].rs=0; inst[1].rt=2;
// mul r4,r0, r2
   inst[2].num=3; inst[2].op=ST; inst[2].rd=4; inst[2].rs=1; inst[2].rt=0;
// st r4, 0(r1)
   inst[3].num=4; inst[3].op=ADDI; inst[3].rd=1; inst[3].rs=1; inst[3].rt=1;
// addi r1, r1, 1
   inst[4].num=5; inst[4].op=BNE; inst[4].rd=1; inst[4].rs=2; inst[4].rt=6;
// bne r1, r2, loop
   return;
}
```

We are expecting the reorder buffer to implemented as an additional hardware speculation that will enhance parallelism within our preexisting processor that implements tomasulo's algorithm. The reorder buffers is a circular queue with a head and tail pointers. The instruction would be assigned to the entry of the buffer at the tail which is the destination register. At the end of the execution step, we expect that that the value is put into the instruction reorder buffer's position and then this value is stored in the register after deciding whether to be committed or not. The reorder buffer always holds the instructions that are expected to be ran if the the branch is taken. This means that there needs to be more memory and power taken in order to implement the reorder buffer, but we can save latency with loops by feeding in the instruction immediately from the buffer by having it ready. In order completion is done by including the type of instruction, destination, and value. The previous rs tags are not the ids of the entries in the recorder buffer. The re order buffer encompasses 4 different stages being the issue, execute, write, and commit, in comparison to the previous version not having a commit.

I have attached my code and results as can be seen in the attachments below.

The attachments below are labeled with headers that follow...

- Part 1 code
- Part 1 Given Instruction Console Output (LDLAT=1)
- Part 1 Given Instruction Console Output (LDLAT=2)
- PART 1 CODE PERSONAL INSTRUCTIONS
- Part 3 inst.c
- Part 3 inst.h
- Part 3 arch.c
- Part 3 arch.h
- Part 3 tomasulo.c
- Part 3 console output

Part 1 Code

```
#include <stdio.h>
#include <stdlib.h>
#include "arch.h"
int main()
int i,j;
int cycle = 0;
init fu();
printf("======== TEST INSTRUCTION SEQUENCE ========\n");
print program();
init regs(); // initalize registers
```

```
printf("* CYCLE %d (initial state)\n",cycle);
print rs(); // print initial RS state
print regs(); // print initial register state
6:add2
8:mul1
while(!done){
  cycle++;
    if(rs array[i].is result ready){//if execution is complete at R
       if((rs array[i].op==ST)&& (rs array[i].Qk==0)){ //if station
        set mem(rs array[i].A,rs array[i].Vk);
        if(!is mem available){
          is mem available=true;
        reset rs entry(&rs array[i]);
        for(j=0; j<16; j++){//j is num of reg
          if(regs[j].Qi==rs array[i].id){
             regs[j].val=rs array[i].result;
```

```
regs[j].Qi=0;
    for (k=0; k< NUM RS ENTRIES; k++) {//j is num of reg}
      if(rs_array[k].Qj==rs_array[i].id){
        rs array[k].Vj=rs array[i].result;
        rs array[k].Qj=0;
      if(rs array[k].Qk==rs array[i].id){
        rs array[k].Vk=rs array[i].result;
        rs array[k].Qk=0;
    if((rs array[i].op==ADD)||(rs array[i].op==SUB)) {
      if(!is add available)
      is add available=true;
    if((rs array[i].op==MUL)||(rs array[i].op==DIV)) {
      if(!is mul available)
      is mul available=true;
    if((rs array[i].op==LD)) {
      if(!is mem available)
      is mem available=true;
    reset rs entry(&rs array[i]);
for(i=0;i<NUM RS ENTRIES;i++) {</pre>
bool eq0=(rs array[i].Qj ==0) && (rs array[i].Qk ==0);
if((rs array[i].op ==ADD) && eq0) \{//\text{if fp rs and RS[r].Qj} ==0 \text{ and }
  if(is add available) {
```

```
is add available=false;
         rs array[i].in exec=true;
       if(rs array[i].in exec)
         rs array[i].exec cycles--;
       if(rs array[i].exec cycles==0){
         rs array[i].result = rs array[i].Vj + rs array[i].Vk;
         rs array[i].is result ready=true;
     if((rs array[i].op ==SUB) && eq0) \{//\text{if fp rs and RS[r].Qj} ==0 \text{ and }
RS[r].Qk ==0
       if(is add available) {
         is add available=false;
         rs array[i].in exec=true;
       if(rs array[i].in exec)
         rs array[i].exec cycles--;
       if(rs array[i].exec cycles==0){
         rs array[i].result = rs array[i].Vj - rs array[i].Vk;
         rs_array[i].is result ready=true;
     if((rs array[i].op ==MUL) && eq0) \{//\text{if fp rs and RS[r].Qj} ==0 \text{ and }
       if(is mul available) {
         is mul available=false;
         rs array[i].in exec=true;
       if(rs array[i].in exec)
         rs array[i].exec cycles--;
       if(rs array[i].exec cycles==0){
         rs_array[i].result = rs_array[i].Vj * rs_array[i].Vk;
         rs array[i].is result ready=true;
     if((rs array[i].op ==DIV) && eq0) \{//\text{if fp rs and RS[r].Qj} ==0 \text{ and }
```

```
if(is mul available) {
         is mul available=false;
         rs array[i].in exec=true;
       if(rs array[i].in exec)
         rs array[i].exec cycles--;
      if(rs array[i].exec cycles==0){
         rs array[i].result = rs array[i].Vj / rs array[i].Vk;
         rs array[i].is result ready=true;
     if((rs array[i].op ==LD)&& (rs array[i].Qj==0)){//if fp rs and}
RS[r].Qj ==0 and RS[r].Qk ==0
      if(is mem available){
         is mem available=false;
         rs array[i].in exec=true;
       if(rs array[i].in exec)
         rs array[i].exec cycles--;
      if(rs array[i].exec cycles==0){
         rs array[i].A = rs array[i].Vj +rs array[i].A;
         rs array[i].result = get mem(rs array[i].A);
         rs array[i].is result ready=true;
     if((rs array[i].op ==ST)&& (rs array[i].Qj==0)){//if fp rs and}
      if(is mem available){
         is mem available=false;
        rs array[i].in exec=true;
      if(rs array[i].in exec)
         rs array[i].exec cycles--;
      if(rs array[i].exec cycles==0){
         rs array[i].A = rs array[i].Vj +rs array[i].A;
         rs array[i].is result ready=true;
```

```
if(num issued inst < NUM OF INST) {</pre>
    if(inst[num issued inst].op==ADD) cand rs id =
obtain available rs(ADD RS);
     else if(inst[num issued inst].op==SUB) cand rs id =
obtain available rs(ADD RS);
    else if(inst[num issued inst].op==MUL) cand rs id =
obtain available rs(MUL RS);
     else if(inst[num issued inst].op==DIV) cand rs id =
obtain available rs(MUL RS);
     else if(inst[num issued inst].op==LD) cand rs_id =
obtain available rs(LD BUF);
     else if(inst[num issued inst].op==ST) cand rs id =
obtain available rs(ST BUF);
      RS * curr rs = get rs(cand rs id);
        printf("NO RS found with the given id\n");
        exit(1);
       if(inst[num issued_inst].op==ADD || inst[num_issued_inst].op==SUB
         inst[num issued inst].op== MUL || inst[num issued inst].op==DIV)
        rs = inst[num issued inst].rs;
```

```
if(regs[rs].Qi!=0) curr rs->Qj = regs[rs].Qi;
        else curr rs->Vj = regs[rs].val;
         if(regs[rt].Qi!=0) curr_rs->Qk = regs[rt].Qi;
         else curr_rs->Vk = regs[rt].val;
        curr rs->is busy = true;
        curr rs->op = inst[num issued inst].op;
        regs[rd].Qi = curr rs->id;
         if(inst[num issued inst].op==ADD) curr rs->exec cycles=LAT ADD;
         else if(inst[num issued inst].op==SUB)
curr rs->exec cycles=LAT SUB;
curr rs->exec cycles=LAT MUL;
         else if(inst[num issued inst].op==DIV)
curr rs->exec cycles=LAT DIV;
       } else if (inst[num issued inst].op==LD) {
        int rd, rs, imm;
        rd = inst[num issued inst].rd;
         rs = inst[num issued inst].rs;
         imm = inst[num issued inst].rt;
        if(regs[rs].Qi!=0) curr_rs->Qj = regs[rs].Qi;
        else curr rs->Vj = regs[rs].val;
```

```
curr rs->op = inst[num issued inst].op;
 curr rs->exec cycles=LAT LD;
 regs[rd].Qi = curr rs->id;
 num issued inst++;
} else if (inst[num issued inst].op==ST) {
 int rd, rs, imm;
 rd = inst[num issued inst].rd;
 rs = inst[num issued inst].rs;
 if(regs[rs].Qi!=0) curr_rs->Qj = regs[rs].Qi;
 else curr rs->Vj = regs[rs].val;
 if(regs[rd].Qi!=0) curr rs->Qk = regs[rd].Qi;
 else curr rs->Vk = regs[rd].val;
 curr rs->is busy = true;
 curr rs->op = inst[num issued inst].op;
 curr rs->exec cycles=LAT ST;
```

```
printf("* CYCLE %d\n",cycle);
  print rs();
  print regs();
  if( (num issued inst>=NUM OF INST) && !is rs active())
    done =1;
Part 1 Given Instruction Console Output (LDLAT=1)
====== TEST INSTRUCTION SEQUENCE =======
l#1
   ld r6,32(r12)
l#2
   r2,44(r13)
I#3
   mul r0,r2,r4
l#4
   sub r8,r2,r6
I#5
   div r10,r0,r6
   add r11,r0,r6
* CYCLE 0 (initial state)
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
              NONE -1
#1
  LD
      No
          I#-1
                       -1
                          #0
                              #0
                                 -1
                                    No
                                        No
#2 LD
          I#-1
              NONE -1
                       -1
                          #0
                              #0
      No
                                -1
                                    No
                                       No
#3 ST No
          I#-1
              NONE -1 -1
                          #0
                              #0
                                    No No
```

-1

-1

-1

-1

-1

-1

No No

No

No

No

No

No No

No

No

No

No

#0

#0

#0

#0

#0

#0

-1

-1

-1

-1

#0

#0

#0

#0

#0 #0

#4 ST No

#6 ADD

#7 ADD

#8 MUL

#9

MUL

I#-1

#5 ADD No I#-1 NONE -1 -1

No I#-1 NONE

No I#-1 NONE -1

No I#-1 NONE -1

No I#-1 NONE -1

NONE -1 -1

-1

```
_______
_____
______
Registers
_____
   r0 r1 r2 r3 r4 r5 r6 r7
_____
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
_____
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 1
______
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD Yes I#-1 Id 12 -1 #0 #0 32 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #1 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
```

```
______
* CYCLE 2
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD Yes I#-1 Id 12 -1 #0 #0 44 Yes Yes
#2 LD Yes
      l#-1
         ld 13 -1 #0 #0 44 No No
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #2 #0 #0 #1 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 3
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#2 LD Yes I#-1 Id 13 -1 #0 #0 57 Yes Yes
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
```

```
#8 MUL Yes I#-1 mul -1 4 #2 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
______
Registers
_____
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 12 7
Qi #8 #0 #2 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 4
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub 9 12 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
    No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul 9 4 #0 #0 -1 Yes No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
```

```
val 8 9 10 11 12 13 14 15
Qi #5 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 5
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
         NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub 9 12 #0 #0 -1 Yes No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul 9 4 #0 #0 -1 Yes Yes
#9 MUL Yes I#-1 div -1 12 #8 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #9 #0 #0 #0 #0 #0
______
* CYCLE 6
______
_____
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub 9 12 #0 #0 -1 Yes Yes
```

```
#6 ADD Yes I#-1 add 36 12 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes No
______
_____
______
Registers
_____
   r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #9 #6 #0 #0 #0
______
* CYCLE 7
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD Yes I#-1 add 36 12 #0 #0 -1 Yes No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
```

```
r8 r9 r10 r11 r12 r13 r14 r15
.....
val -3 9 10 11 12 13 14 15
Qi #0 #0 #9 #6 #0 #0 #0
_____
______
* CYCLE 8
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD Yes I#-1 add 36 12 #0 #0 -1 Yes Yes
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val -3 9 10 11 12 13 14 15
Qi #0 #0 #9 #6 #0 #0 #0
______
* CYCLE 9
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
```

```
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes Yes
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
_____
val -3 9 10 48 12 13 14 15
Qi #0 #0 #9 #0 #0 #0 #0
_____
______
* CYCLE 10
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8
 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
```

```
Qi #0 #0 #0 #0 #0 #0 #0
_____
   r8 r9 r10 r11 r12 r13 r14 r15
val -3 9 3 48 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
Part 1 Given Instruction Console Output (LDLAT=2)
====== TEST INSTRUCTION SEQUENCE =======
l#1 ld r6,32(r12)
I#2 Id r2,44(r13)
I#3 mul r0,r2,r4
I#4 sub r8,r2,r6
I#5 div r10,r0,r6
I#6 add r11,r0,r6
* CYCLE 0 (initial state)
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
           NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
           NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
      No I#-1 NONE -1 -1 #0 #0 -1 No No
  MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#8
#9
  MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #0 #0
    r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
```

Qi #0 #0 #0 #0 #0 #0 #0

```
______
* CYCLE 1
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD Yes I#-1 Id 12 -1 #0 #0 32 No No
#2 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1
                        No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #1 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 2
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD Yes I#-1
         ld 12 -1 #0 #0 32 Yes No
#2 LD Yes I#-1
         ld 13 -1 #0 #0 44 No No
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
```

```
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
_____
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #2 #0 #0 #1 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 3
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD Yes I#-1 Id 12 -1 #0 #0 44 Yes Yes
        ld 13 -1 #0 #0 44 No No
#2 LD Yes I#-1
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
    No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul -1 4 #2 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #8 #0 #2 #0 #0 #1 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
```

```
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 4
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD Yes I#-1 Id 13 -1 #0 #0 44 Yes No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub -1 12 #2 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul -1 4 #2 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 12 7
Qi #8 #0 #2 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #0 #0 #0 #0 #0
______
* CYCLE 5
______
_____
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD Yes I#-1 Id 13 -1 #0 #0 57 Yes Yes
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub -1 12 #2 #0 -1 No No
```

```
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul -1 4 #2 #0 -1 No No
#9 MUL Yes I#-1 div -1 12 #8 #0 -1 No No
______
_____
______
Registers
_____
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 12 7
Qi #8 #0 #2 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #9 #0 #0 #0 #0
______
* CYCLE 6
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub 9 12 #0 #0 -1 Yes No
#6 ADD Yes I#-1 add -1 12 #8 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul 9 4 #0 #0 -1 Yes No
#9 MUL Yes I#-1 div -1 12 #8 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #0
```

```
r8 r9 r10 r11 r12 r13 r14 r15
-----
val 8 9 10 11 12 13 14 15
Qi #5 #0 #9 #6 #0 #0 #0
_____
______
* CYCLE 7
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 sub 9 12 #0 #0 -1 Yes Yes
#6 ADD Yes I#-1 add -1 12 #8 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul 9 4 #0 #0 -1 Yes Yes
#9 MUL Yes I#-1 div -1 12 #8 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #9 #6 #0 #0 #0
______
* CYCLE 8
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
```

```
ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
 ADD
     Yes I#-1 add 36 12 #0 #0 -1 Yes No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
_____
val -3 9 10 11 12 13 14 15
Qi #0 #0 #9 #6 #0 #0 #0
_____
______
* CYCLE 9
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
         NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     Yes I#-1 add 36 12 #0 #0 -1 Yes Yes
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9
 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes No
______
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
```

```
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val -3 9 10 11 12 13 14 15
Qi #0 #0 #9 #6 #0 #0 #0
.....
______
* CYCLE 10
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes No
______
______
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val -3 9 10 48 12 13 14 15
Qi #0 #0 #9 #0 #0 #0 #0
______
* CYCLE 11
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
```

```
#2
  LD No I#-1
          NONE -1 -1 #0 #0 -1
                         No No
#3
  ST No
      I#-1
         NONE -1 -1 #0 #0 -1 No No
  ST No I#-1
          NONE -1 -1 #0 #0 -1
#4
                         No No
#5
 ADD No I#-1 NONE -1 -1 #0 #0 -1
                         No No
 ADD
     No I#-1 NONE -1 -1 #0 #0 -1
                         No
#6
                            No
#7 ADD
       I#-1 NONE -1 -1 #0 #0 -1
     No
                         No
                            No
#8
  MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
                            No
#9
 MUL Yes I#-1 div 36 12 #0 #0 -1 Yes Yes
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val -3 9 10 48 12 13 14 15
Qi #0 #0 #9 #0 #0 #0 #0
.....
______
* CYCLE 12
______
_____
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1
          NONE -1 -1 #0 #0 -1 No No
          NONE -1 -1 #0 #0 -1
                         No No
#2 LD No
      I#-1
#3 ST No
      I#-1
         NONE -1 -1 #0 #0 -1
                         No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1
                        No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1
                         No No
     No I#-1 NONE -1 -1
#6 ADD
                   #0 #0 -1
                         No No
#7 ADD
     No I#-1 NONE -1 -1
                   #0 #0 -1 No
                            No
#8
  MUL
     No I#-1 NONE -1 -1 #0 #0
                       -1
                         No
                            No
     No I#-1 NONE -1 -1 #0 #0
#9
  MUL
                       -1
                         No
                            No
______
______
______
Registers
```

r0 r1 r2 r3 r4 r5 r6 r7

```
val 36 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val -3 9 3 48 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
PART 1 CODE PERSONAL INSTRUCTIONS
======= TEST INSTRUCTION SEQUENCE =======
l#1 ld r6,32(r12)
I#2 Id r2,44(r13)
I#3
  div r0,r2,r4
I#4 add r8,r0,r3
  sub r7,r0,r1
l#5
I#6 mul r9,r7,r6
I#7 st r8,0(r8)
* CYCLE 0 (initial state)
______
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No
       I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
      No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
  MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #0 #0
```

```
r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 1
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD Yes I#-1 Id 12 -1 #0 #0 32 No No
        NONE -1 -1 #0 #0 -1
#2 LD No I#-1
                     No
#3 ST No I#-1
        NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
    No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
_____
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #1 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 2
______
_____
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD Yes I#-1 Id 12 -1 #0 #0 44 Yes Yes
#2 LD Yes I#-1 Id 13 -1 #0 #0 44 No No
```

```
#3
  ST No I#-1 NONE -1 -1 #0 #0 -1 No No
 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
_____
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #0 #0 #2 #0 #0 #1 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 3
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD Yes I#-1 Id 13 -1 #0 #0 57 Yes Yes
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
#8 MUL Yes I#-1 div -1 4 #2 #0 -1 No No
 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
```

```
val 0 1 2 3 4 5 12 7
Qi #8 #0 #2 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 4
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 add -1 3 #8 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 div 9 4 #0 #0 -1 Yes No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
______
Registers
_____
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #0 #0 #0 #0 #0
______
* CYCLE 5
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
```

```
#1
  LD No I#-1
          NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
          NONE -1 -1 #0 #0 -1 No No
  ST No
#3
          NONE -1 -1 #0 #0 -1 No No
       I#-1
#4
  ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5
 ADD Yes I#-1 add -1 3 #8 #0 -1 No No
#6 ADD
     Yes I#-1 sub -1 1 #8 #0 -1 No No
  ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7
#8
 MUL
     Yes I#-1 div 9 4 #0 #0 -1 Yes No
  MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #6
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 6
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
          NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
 ADD Yes I#-1 add -1 3 #8 #0 -1 No No
#6 ADD Yes I#-1 sub -1 1 #8 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7
  ADD
     Yes I#-1 div 9 4 #0 #0 -1 Yes No
#8 MUL
  MUL Yes I#-1 mul -1 12 #6 #0 -1 No No
______
_____
______
Registers
```

```
r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #6
_____
  r8 r9 r10 r11 r12 r13 r14 r15
_____
val 8 9 10 11 12 13 14 15
Qi #5 #9 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 7
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST Yes I#-1 st -1 -1 #5 #5 0 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 add -1 3 #8 #0 -1 No No
#6 ADD Yes I#-1 sub -1 1 #8 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8
 MUL Yes I#-1 div 9 4 #0 #0 -1 Yes Yes
 MUL Yes I#-1 mul -1 12 #6 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 9 3 4 5 12 7
Qi #8 #0 #0 #0 #0 #0 #6
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #9 #0 #0 #0 #0 #0 #0
______
* CYCLE 8
______
```

```
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
          NONE -1 -1 #0 #0 -1 No No
#1 LD No I#-1
#2 LD No
      I#-1
          NONE -1 -1 #0 #0 -1 No No
#3
 ST Yes I#-1 st -1 -1 #5 #5 0 No No
#4
  ST No I#-1 NONE -1 -1 #0 #0 -1 No No
 ADD Yes I#-1 add 2 3 #0 #0 -1 Yes No
#5
#6
 ADD
     Yes I#-1 sub 2 1 #0 #0 -1 No No
#7
  ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#8
 MUL Yes I#-1 mul -1 12 #6 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
_____
val 2 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #6
_____
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #5 #9 #0 #0 #0 #0 #0 #0
______
* CYCLE 9
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No
      I#-1
          NONE -1 -1 #0 #0 -1
                         No No
#3 ST Yes I#-1 st -1 -1 #5 #5 0 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 add 2 3 #0 #0 -1 Yes Yes
     Yes I#-1 sub 2 1 #0 #0 -1 No No
#6 ADD
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8
 MUL
  MUL Yes I#-1 mul -1 12 #6 #0 -1 No No
______
_____
______
```

| Registers | |
|---|--|
| r0 r1 r2 r3 r4 r5 r6 r7 | |
| val 2 1 9 3 4 5 12 7 Qi #0 #0 #0 #0 #0 #0 #6 | |
| r8 r9 r10 r11 r12 r13 r14 r15 | |
| val 8 9 10 11 12 13 14 15 Qi #5 #9 #0 #0 #0 #0 #0 | |
| * CYCLE 10 | ======================================= |
| | |
| RS_id type Busy inst# Op Vj Vk Qi | Qj A Exec Done |
| #1 LD No I#-1 NONE -1 -1 #0 #0 #2 LD No I#-1 NONE -1 -1 #0 #0 #3 ST Yes I#-1 st 5 5 #0 #0 5 Ye #4 ST No I#-1 NONE -1 -1 #0 #0 #5 ADD No I#-1 NONE -1 -1 #0 #0 #6 ADD Yes I#-1 sub 2 1 #0 #0 -1 #7 ADD No I#-1 NONE -1 -1 #0 #0 #8 MUL No I#-1 NONE -1 -1 #0 #0 #9 MUL Yes I#-1 mul -1 12 #6 #0 ==================================== | -1 No No es Yes -1 No No -1 No No Yes No -1 No No -1 No No |
| Registers | |
| r0 r1 r2 r3 r4 r5 r6 r7 | |
| val 2 1 9 3 4 5 12 7 Qi #0 #0 #0 #0 #0 #0 #6 | |
| r8 r9 r10 r11 r12 r13 r14 r15 | |
| val 5 9 10 11 12 13 14 15 Qi #0 #9 #0 #0 #0 #0 #0 | |

^{*} CYCLE 11

```
_______
_____
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
          NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     Yes I#-1 sub 2 1 #0 #0 -1 Yes Yes
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
 MUL Yes I#-1 mul -1 12 #6 #0 -1 No No
______
_____
______
Registers
_____
   r0 r1 r2 r3 r4 r5 r6 r7
val 2 1 9 3 4 5 12 7
Qi #0 #0 #0 #0 #0 #0 #6
_____
   r8 r9 r10 r11 r12 r13 r14 r15
_____
val 5 9 10 11 12 13 14 15
Qi #0 #9 #0 #0 #0 #0 #0 #0
______
* CYCLE 12
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
          NONE -1 -1 #0 #0 -1 No No
#1 LD No I#-1
#2 LD No
       I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No
          NONE -1 -1 #0 #0 -1 No No
      I#-1
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#9
  MUL Yes I#-1 mul 1 12 #0 #0 -1 Yes No
```

```
_______
_____
______
Registers
_____
   r0 r1 r2 r3 r4 r5 r6 r7
_____
val 2 1 9 3 4 5 12 1
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
_____
val 5 9 10 11 12 13 14 15
Qi #0 #9 #0 #0 #0 #0 #0
_____
______
* CYCLE 13
______
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL Yes I#-1 mul 1 12 #0 #0 -1 Yes Yes
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 2 1 9 3 4 5 12 1
Qi #0 #0 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 5 9 10 11 12 13 14 15
Qi #0 #9 #0 #0 #0 #0 #0
```

```
______
* CYCLE 14
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
_____
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 2 1 9 3 4 5 12 1
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 5 12 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
```

Part 3 inst.c

```
#include "inst.h"
#include <stdio.h>

INST inst[NUM_OF_INST]; /* instruction array */
    /********************

* instruction initialization

************************

void init_inst()
```

```
inst[0].num=1; inst[0].op=LD; inst[0].rd=0; inst[0].rs=1; inst[0].rt=0;
inst[1].num=2; inst[1].op=MUL; inst[1].rd=4; inst[1].rs=0; inst[1].rt=2;
inst[2].num=3; inst[2].op=ST; inst[2].rd=4; inst[2].rs=1; inst[2].rt=0;
inst[3].num=4; inst[3].op=ADDI; inst[3].rd=1; inst[3].rs=1; inst[3].rt=1;
inst[4].num=5; inst[4].op=BNE; inst[4].rd=1; inst[4].rs=2; inst[4].rt=6;
void print inst(INST ins) {
printf("I#%d\t",ins.num);
if(ins.op==ADD) printf("add\tr%d,r%d,r%d\n",ins.rd,ins.rs,ins.rt);
else if(ins.op==SUB) printf("sub\tr%d,r%d,r%d\n",ins.rd,ins.rs,ins.rt);
else if(ins.op==MUL) printf("mul\tr%d,r%d,r%d\n",ins.rd,ins.rs,ins.rt);
else if(ins.op==DIV) printf("div\tr%d,r%d,r%d\n",ins.rd,ins.rs,ins.rt);
else if(ins.op==LD) printf("ld\tr%d,%d(r%d)\n",ins.rd,ins.rt,ins.rs);
else if(ins.op==ST) printf("st\tr%d,%d(r%d)\n",ins.rd,ins.rt,ins.rs);
else if(ins.op==ADDI) printf("addi\tr%d,%d(r%d)\n",ins.rd,ins.rt,ins.rs);
else if(ins.op==BNE) printf("bne\tr%d,%d(r%d)\n",ins.rd,ins.rt,ins.rs);
else printf("unknown\n");
void print program() {
int i=0;
for(i=0;i<NUM OF INST;i++) print inst(inst[i]);</pre>
```

Part 3 inst.h

```
#define NUM_OF_OP_TYPES 8
enum op_type {ADD, SUB, MUL, DIV, LD, ST, ADDI, BNE };

/* data structure for an instruction */
typedef struct instruction {
  int num; /* number: starting from 1 */
  enum op_type op; /* operation type */
  int rd; /* destination register id */
  int rs; /* source regsiter id or base register for ld/st */
  int rt; /* target regsiter id or addr offset for ld/st */
} INST;

#define NUM_OF_INST 5
extern INST inst[NUM_OF_INST]; /* instruction array */

void init_inst();
void print_inst(INST ins);
void print_program();
```

Part 3 arch.c

```
#include <stdio.h>
#include "arch.h"

REG regs[NUM_REGS];
int mem_arr[MEM_SIZE];
RS rs_array[NUM_RS_ENTRIES];
ROB rob_array[ROB_SIZE];

bool is_add_available;
bool is_mul_available;
bool is_mem_available;
bool is_bne_available;

bool is_bne_available;

for(i=0;i<NUM_RS_ENTRIES;i++)</pre>
```

```
if(rs_array[i].is_busy) return true;
void set_mem(int addr, int val)
mem_arr[addr] = val;
int get mem(int addr)
void init_fu()
is add available=true;
is_mul_available=true;
is_mem_available=true;
is bne available=true;
void init regs()
  regs[i].num = i;
  regs[i].val = i;
  regs[i].Qi = 0;
```

```
void init rob()
int i=0;
for(i=0;i<ROB SIZE;i++)</pre>
 rob array[i].op = i;
 rob array[i].destination = i;
 rob array[i].value = i;
 rob array[i].ready = true;
bool is rob available(){
int i=0;
for(i=0;i<ROB SIZE;i++) {</pre>
 if (rob array[i].ready = true) return true;
void print regs()
int i=0;
printf("-----
===\n");
printf("Registers\n");
---\n");
for(i=0;i<NUM REGS;i++)</pre>
  if(i%8==7) {
   regs[i-7].num,
         regs[i-6].num,
         regs[i-5].num,
         regs[i-4].num,
         regs[i-3].num,
```

```
regs[i-2].num,
          regs[i-1].num,
          regs[i].num);
printf("-----
   printf("val\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t,
          regs[i-7].val,
          regs[i-6].val,
          regs[i-5].val,
          regs[i-4].val,
          regs[i-3].val,
          regs[i-2].val,
          regs[i-1].val,
          regs[i].val);
   regs[i-7].Qi,
          regs[i-6].Qi,
          regs[i-5].Qi,
          regs[i-4].Qi,
          regs[i-3].Qi,
          regs[i-2].Qi,
          regs[i-1].Qi,
          regs[i].Qi);
printf("-----
--\n");
===\n");
void reset rs entry(RS * t)
  t->op = -1;
  t \rightarrow Qj = 0;
```

```
t \rightarrow Qk = 0;
   t \rightarrow Vj = -1;
  t\rightarrow exec cycles = -1;
  t->result = -1;
  t->is result ready = false;
  t->inst num = -1;
void init_rs()
int curr ind=0;
RS * curr entry;
for(i=0;i<NUM RS ENTRIES;i++) {</pre>
  curr_entry = &(rs_array[i]);
  curr entry->is busy = false;
  curr entry->op = -1;
  curr entry->Qj = 0;
  curr entry->Qk = 0;
  curr entry->Vj = -1;
  curr entry->Vk = -1;
  curr entry->A = -1;
  curr entry->exec cycles = -1;
  curr_entry->in_exec = false;
  curr_entry->inst_num = -1;
 for(i=0;i<NUM_LD_BUF;i++) rs_array[curr_ind++].type=LD_BUF;</pre>
```

```
for(i=0;i<NUM ST BUF;i++) rs array[curr ind++].type=ST BUF;</pre>
for(i=0;i<NUM ADD RS;i++) rs array[curr ind++].type=ADD RS;</pre>
for(i=0;i<NUM MUL RS;i++) rs array[curr ind++].type=MUL RS;</pre>
for(i=0;i<NUM BNE RS;i++) rs array[curr ind++].type=BNE RS;</pre>
void print rs()
int i;
 ========\n");
printf("RS id\ttype\tBusy\tinst#\tOp\tVj\tVk\tQi\tQj\tA\tExec\tDone\n");
printf("-----
 for(i=0;i<NUM RS ENTRIES;i++) {</pre>
  printf("#%d\t",rs array[i].id); // id
  if(rs array[i].type==LD BUF) printf("LD\t"); // RS buff type
  else if(rs array[i].type==ST BUF) printf("ST\t");
  else if(rs array[i].type==ADD RS) printf("ADD\t");
  else if(rs array[i].type==MUL RS) printf("MUL\t");
  else if(rs array[i].type==BNE RS) printf("BNE\t");
  else printf("NONE\t");
  if (rs array[i].is busy) printf("Yes\t"); else printf("No\t"); // Busy
  printf("I#%d\t", rs array[i].inst num);
  if(rs array[i].op==ADD) printf("add\t"); // instr type
  else if(rs array[i].op==SUB) printf("sub\t");
  else if(rs array[i].op==MUL) printf("mul\t");
  else if(rs array[i].op==DIV) printf("div\t");
  else if(rs array[i].op==LD) printf("ld\t");
  else if(rs array[i].op==ST) printf("st\t");
  else if(rs array[i].op==ADDI) printf("st\t");
  else if(rs array[i].op==BNE) printf("st\t");
```

```
else printf("NONE\t");
printf("%d\t%d\t#%d\t#%d\t%d\t",rs_array[i].Vj,rs_array[i].Vk,rs_array[i].
Qj,rs array[i].Qk,rs array[i].A);
  if(rs array[i].in exec) printf("Yes\t"); else printf("No\t"); // in
Execution?
  if(rs array[i].is result ready) printf("Yes\n"); else printf("No\n");
========\n");
int obtain available rs(enum rs type t)
int i;
for(i=0;i<NUM RS ENTRIES;i++) {</pre>
  if((rs_array[i].type==t) && !rs_array[i].is_busy) return
rs array[i].id;
RS * get rs(int id)
int i=0;
for(i=0;i<NUM RS ENTRIES;i++) {</pre>
  if(rs array[i].id == id) return &(rs array[i]);
ROB * get ROB(int index)
int i=0;
for(i=0;i<NUM RS ENTRIES;i++) {</pre>
  if(rob_array[i].destination == index) return &(rs_array[i]);
```

```
return NULL;
}
```

Part 3 arch.h

```
#include <stdbool.h>
#include "inst.h"
************
/* num of RS or load/store buffer entries */
#define ROB SIZE 16
enum rs type {LD BUF, ST BUF, ADD RS, MUL RS, BNE RS};
enum rob type {BRANCH,MEM,FP};
#define NUM LD BUF 2
#define NUM ST BUF 2
#define NUM ADD RS 3
#define NUM MUL RS 2
#define NUM BNE RS 2
#define NUM RS ENTRIES
(NUM_LD_BUF+NUM_ST_BUF+NUM_ADD_RS+NUM_MUL_RS+NUM_BNE_RS)
extern bool is_add_available;
extern bool is mul available;
extern bool is mem available;
extern bool is bne available;
#define MEM SIZE 1024 /* memory size in word */
extern int mem arr[MEM SIZE];
#define NUM REGS 16
```

```
\#define LAT ADD 2 /* executed on ADD */
#define LAT SUB 2 /* executed on ADD */
#define LAT MUL 2 /* executed on MUL */
#define LAT DIV 4 /* executed on MUL */
#define LAT LD 1 /* executed on Memory Unit */
#define LAT ST 1 /* executed on Memory Unit */
#define LAT ADDI 2 /* executed on ADDI */
#define LAT BNE 4 /* executed on BNE */
typedef struct a reg {
int val; /* value */
int reorder;
bool busy;
int Qi; /* the number of the RS entry that contains the operation whose
result should be stored into this reg */
enum op type op; //ADD, SUB, MUL, DIV, LD, ST, ADDI, BNE
int value;
bool ready;
extern ROB rob array[ROB SIZE];
extern REG regs[NUM REGS];
typedef struct reservation station {
bool is busy; /* is busy? */
enum rs type type; /* 0:LD, 1:ST, 2:ADD, 3:MUL 4:BNE*/
enum op type op; /* ADD, SUB, MUL, DIV, LD, ST, ADDI, BNE */
 int Vj, Vk;
```

```
int exec cycles; /* remaining execution cycles */
 int result; /* result */
 bool is_result_ready; /* is result ready? */
 int destination;
extern RS rs_array[NUM_RS_ENTRIES];
void set mem(int addr, int val);
int get mem(int addr);
void init mem();
void init regs();
void print regs();
void init fu();
void init_rs();
void print rs();
void init rob();
bool is rob available();
int obtain available rs(enum rs type t);
RS * get rs(int id);
bool is_rs_active();
void reset rs entry(RS * t);
```

Part 3 tomasulo.c

```
#include <stdio.h>
#include <stdlib.h>
#include "arch.h"
```

```
int main()
int i,j;
int cycle = 0;
int h=0;
printf("======== TEST INSTRUCTION SEQUENCE ========\n");
print program();
init_regs(); // initalize registers
printf("* CYCLE %d (initial state)\n",cycle);
print_rs(); // print initial RS state
print regs(); // print initial register state
3:st1
4:st2
5:add1
6:add2
8:mul1
9:mul2
while(!done) {
```

```
^{\prime *} increment the cycle ^{*}/
cycle++;
 for(i=0;i<NUM RS ENTRIES;i++) {</pre>
  if(rs array[i].is result ready){//if execution is complete at R
    if((rs array[i].op==ST)&& (rs array[i].Qk==0)){ //if station
      set mem(rs array[i].A,rs array[i].Vk);
      if(!is mem available) {
        is mem available=true;
      reset rs entry(&rs array[i]);
      for(j=0; j<16; j++){//j is num of reg
        if(regs[j].Qi==rs array[i].id){
          regs[j].val=rs array[i].result;
          regs[j].Qi=0;
      for (k=0; k< NUM RS ENTRIES; k++) {//j is num of reg}
        if(rs array[k].Qj==rs array[i].id){
          rs_array[k].Vj=rs_array[i].result;
          rs array[k].Qj=0;
        if(rs array[k].Qk==rs array[i].id){
          rs array[k].Vk=rs array[i].result;
          rs array[k].Qk=0;
```

```
if((rs array[i].op==ADD)||(rs array[i].op==SUB)||(rs array[i].op==BNE)||(r
s array[i].op==ADDI)) {
          if(!is add available)
           is add available=true;
         if((rs array[i].op==MUL)||(rs array[i].op==DIV)) {
          if(!is mul available)
           is mul available=true;
         if((rs array[i].op==LD))
          if(!is mem available)
          is mem available=true;
        reset rs entry(&rs array[i]);
    for(i=0;i<NUM RS ENTRIES;i++) {</pre>
    bool eq0=(rs array[i].Qj ==0) && (rs array[i].Qk ==0);
    if(((rs array[i].op ==ADD)||(rs array[i].op ==ADDI))&& eq0){//if fp
      if(is add available){
         is add available=false;
        rs array[i].in exec=true;
      if(rs array[i].in exec)
         rs array[i].exec cycles--;
      if(rs array[i].exec cycles==0){
         rs array[i].result = rs array[i].Vj + rs array[i].Vk;
        rs array[i].is result ready=true;
```

```
if(((rs array[i].op ==SUB)||(rs array[i].op ==BNE))&& eq0){//if fp rs
 if(is add available) {
    is add available=false;
    rs array[i].in exec=true;
 if(rs array[i].in exec)
    rs array[i].exec cycles--;
 if(rs array[i].exec cycles==0){
    rs array[i].result = rs array[i].Vj - rs array[i].Vk;
    rs array[i].is result ready=true;
if((rs array[i].op ==MUL) \&\& eq0) {//if fp rs and RS[r].Qj ==0 and}
 if(is mul available) {
    is mul available=false;
    rs array[i].in exec=true;
  if(rs array[i].in exec)
    rs array[i].exec cycles--;
 if(rs array[i].exec cycles==0){
    rs array[i].result = rs array[i].Vj * rs array[i].Vk;
    rs array[i].is result ready=true;
if((rs array[i].op ==DIV) && eq0) \{//\text{if fp rs and RS}[r].Qi ==0 \text{ and }
 if(is mul available){
    is mul available=false;
    rs array[i].in exec=true;
  if(rs array[i].in exec)
    rs array[i].exec cycles--;
 if(rs array[i].exec cycles==0){
    rs array[i].result = rs array[i].Vj / rs array[i].Vk;
    rs array[i].is result ready=true;
```

```
if((rs array[i].op ==LD) && (rs array[i].Qj==0)) {//if} fp rs and
      if(is mem available){
         is mem available=false;
        rs array[i].in exec=true;
      if(rs array[i].in exec)
         rs array[i].exec cycles--;
      if(rs array[i].exec cycles==0){
         rs array[i].A = rs array[i].Vj +rs array[i].A;
        rs array[i].result = get mem(rs array[i].A);
        rs array[i].is result ready=true;
     if((rs array[i].op ==ST) && (rs array[i].Qj==0)) {//if} fp rs and
      if(is mem available){
        is mem available=false;
        rs array[i].in exec=true;
       if(rs array[i].in exec)
         rs array[i].exec cycles--;
      if(rs array[i].exec cycles==0){
         rs array[i].A = rs array[i].Vj +rs array[i].A;
        rs array[i].is result ready=true;
  if(num issued inst < NUM OF INST) {</pre>
    if(inst[num issued inst].op==ADD) cand rs id =
obtain available rs(ADD RS);
```

```
else if(inst[num issued inst].op==SUB) cand rs id =
obtain available rs(ADD RS);
     else if(inst[num issued inst].op==MUL) cand rs id =
obtain available rs(MUL RS);
     else if(inst[num issued inst].op==DIV) cand rs id =
obtain available rs(MUL RS);
     else if(inst[num issued inst].op==LD) cand rs id =
obtain available rs(LD BUF);
     else if(inst[num issued inst].op==ST) cand rs id =
obtain available rs(ST BUF);
     else if(inst[num issued inst].op==ADDI) cand rs id =
obtain available rs(ADD RS);
     else if(inst[num issued inst].op==BNE) cand rs id =
obtain available rs(BNE RS);
    if(num rob entries<ROB SIZE) {</pre>
      int h=0;
     if(cand rs id!=-1 && is rob available()) {//ROB ARRAY CHEKC
       RS * curr rs = get rs(cand rs id);
      if(curr rs ==NULL) {
        printf("NO RS found with the given id\n");
        exit(1);
       if(inst[num issued inst].op==ADD || inst[num issued inst].op==SUB
|| inst[num issued inst].op==BNE||
         inst[num issued inst].op== MUL || inst[num issued inst].op==DIV
|| inst[num issued inst].op==ADDI) {
         int rd, rs, rt;
        rd = inst[num issued inst].rd;
         rs = inst[num issued inst].rs;
         rt = inst[num issued inst].rt;
         if(regs[rs].Qi!=0) curr rs->Qj = regs[rs].Qi;
```

```
else curr rs->Vj = regs[rs].val;
         if(regs[rt].Qi!=0) curr rs->Qk = regs[rt].Qi;
         else curr_rs->Vk = regs[rt].val;
        curr rs->is busy = true;
         curr rs->op = inst[num issued inst].op;
        regs[rd].Qi = curr rs->id;
         if(inst[num issued inst].op==ADD) curr rs->exec cycles=LAT ADD;
         else if(inst[num issued inst].op==SUB)
curr rs->exec cycles=LAT SUB;
         else if(inst[num issued inst].op==MUL)
curr rs->exec cycles=LAT MUL;
         else if(inst[num issued inst].op==DIV)
curr rs->exec cycles=LAT DIV;
         else if(inst[num issued inst].op==ADDI)
curr rs->exec cycles=LAT ADDI;
         else if(inst[num issued inst].op==BNE)
curr rs->exec cycles=LAT BNE;
         num issued inst++;
       } else if (inst[num issued inst].op==LD) {
        int rd, rs, imm;
         rd = inst[num issued inst].rd;
         if(regs[rs].Qi!=0) curr rs->Qj = regs[rs].Qi;
         else curr rs->Vj = regs[rs].val;
```

```
curr rs->is busy = true;
 curr_rs->op = inst[num_issued_inst].op;
 curr rs->exec cycles=LAT LD;
 regs[rd].Qi = curr rs->id;
 num issued inst++;
} else if (inst[num issued inst].op==ST) {
 rd = inst[num issued inst].rd;
 imm = inst[num issued inst].rt;
 if(regs[rs].Qi!=0) curr rs->Qj = regs[rs].Qi;
 else curr rs->Vj = regs[rs].val;
 if(regs[rd].Qi!=0) curr rs->Qk = regs[rd].Qi;
 else curr rs->Vk = regs[rd].val;
 curr_rs->op = inst[num_issued_inst].op;
  curr rs->exec cycles=LAT ST;
```

```
num issued inst++;
  printf("* CYCLE %d\n",cycle);
  print rs();
  print regs();
  if( (num issued inst>=NUM OF INST) && !is rs active())
    done =1;
Part 3 console output
[lkim@linuxvdi14 tomasulo p3]$ ./tomasulo
====== TEST INSTRUCTION SEQUENCE =======
I#1 Id r0,0(r1)
I#2 mul r4,r0,r2
I#3
   st r4.0(r1)
l#4
   addi r1,1(r1)
l#5 bne r1,6(r2)
* CYCLE 0 (initial state)
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No
          I#-1
              NONE -1 -1
                          #0
                             #0
                                -1
                                    No
                                       No
#2 LD No
          I#-1
              NONE -1 -1 #0
                             #0
                                    No No
                                -1
#3 ST No
          I#-1
              NONE -1 -1 #0
                             #0
                                    No No
                                -1
#4 ST No I#-1
              NONE -1 -1 #0 #0 -1
                                    No No
```

#0

-1

No No

No

No

#5 ADD No I#-1 NONE -1 -1 #0

#6 ADD No I#-1 NONE -1 -1 #0 #0 -1

```
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No
                           No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No
                           No
#9 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
                           No
#10 BNE No I#-1 NONE -1 -1 #0 #0 -1 No
                           No
#11 BNE
     No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
______
val 0 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 1
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD Yes I#-1 Id 1 -1 #0 #0 0 No No
#2 LD No
         NONE -1 -1 #0 #0 -1 No No
      I#-1
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No
                           No
#8 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
                           No
#9 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
#10 BNE No I#-1 NONE -1 -1 #0 #0 -1 No
                          No
  BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
```

```
val 0 1 2 3 4 5 6 7
Qi #1 #0 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 2
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD Yes I#-1 Id 1 -1 #0 #0 1 Yes Yes
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
         NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     Yes I#-1 mul -1 2 #1 #0 -1 No No
#8 MUL
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 0 1 2 3 4 5 6 7
Qi #1 #0 #0 #8 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 3
______
```

```
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST Yes I#-1 st 1 -1 #0 #8 0 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul 1 2 #0 #0 -1 Yes No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
_____
   r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 4 5 6 7
Qi #0 #0 #0 #0 #8 #0 #0 #0
_____
   r8 r9 r10 r11 r12 r13 r14 r15
_____
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 4
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST Yes I#-1 st 1 -1 #0 #8 1 Yes Yes
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 st 1 1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL Yes I#-1 mul 1 2 #0 #0 -1 Yes Yes
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
```

```
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 4 5 6 7
Qi #0 #5 #0 #0 #8 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 5
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 st 1 1 #0 #0 -1 Yes No
#6 ADD
    No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE Yes I#-1 st 2 6 #0 #0 -1 No No
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 2 5 6 7
Qi #0 #10 #0 #0 #0 #0 #0
```

r8 r9 r10 r11 r12 r13 r14 r15

```
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 6
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
         NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD Yes I#-1 st 1 1 #0 #0 -1 Yes Yes
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No
#10 BNE Yes I#-1 st 2 6 #0 #0 -1 No No
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
Registers
_____
  r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 2 5 6 7
Qi #0 #10 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 7
______
_____
RS id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
```

#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No

```
#3
  ST No I#-1
          NONE -1 -1 #0 #0 -1 No No
  ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5
 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1
                          No No
#7
 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No
#8 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
                             No
  MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
#9
                             No
#10
  BNE
     Yes I#-1 st 2 6 #0 #0 -1 Yes No
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 2 5 6 7
Qi #0 #10 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 8
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No
      I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
          NONE -1 -1 #0 #0 -1
                         No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1
                   #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1
                   #0 #0 -1 No No
#8 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
                             No
#9 MUL
     No I#-1 NONE -1 -1 #0 #0 -1 No
  BNE Yes I#-1 st 2 6 #0 #0 -1 Yes No
#10
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
```

```
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 2 5 6 7
Qi #0 #10 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
_____
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
_____
______
* CYCLE 9
______
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
______
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE Yes I#-1 st 2 6 #0 #0 -1 Yes No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
  BNE
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 2 5 6 7
Qi #0 #10 #0 #0 #0 #0 #0
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
```

```
______
* CYCLE 10
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No
      I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
          NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD
     No I#-1 NONE -1 -1 #0 #0 -1 No No
     No I#-1 NONE -1 -1 #0 #0 -1 No No
#7 ADD
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE Yes I#-1 st 2 6 #0 #0 -1 Yes Yes
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
_____
______
Registers
   r0 r1 r2 r3 r4 r5 r6 r7
val 1 1 2 3 2 5 6 7
Qi #0 #10 #0 #0 #0 #0 #0
   r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
______
* CYCLE 11
______
_____
RS_id type Busy inst# Op Vj Vk Qi Qj A Exec Done
#1 LD No I#-1 NONE -1 -1 #0 #0 -1 No No
#2 LD No I#-1
          NONE -1 -1 #0 #0 -1 No No
#3 ST No I#-1
          NONE -1 -1 #0 #0 -1 No No
#4 ST No I#-1 NONE -1 -1 #0 #0 -1 No No
#5 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
#6 ADD No I#-1 NONE -1 -1 #0 #0 -1 No No
```

```
#7 ADD No I#-1 NONE -1 -1 #0 #0 -1 No
                          No
#8 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#9 MUL No I#-1 NONE -1 -1 #0 #0 -1 No No
#10 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
#11 BNE No I#-1 NONE -1 -1 #0 #0 -1 No No
______
______
Registers
  r0 r1 r2 r3 r4 r5 r6 r7
_____
val 1 -4 2 3 2 5 6 7
Qi #0 #0 #0 #0 #0 #0 #0
_____
  r8 r9 r10 r11 r12 r13 r14 r15
val 8 9 10 11 12 13 14 15
Qi #0 #0 #0 #0 #0 #0 #0
```
