



3, 1) R=1 and b	=0 cannot occur at the same time	
2) R H Q	$Q^{+}$ $Q^{+}=R+HQ$	
0 0 0		
0 1 0	9	
100	×	20
1 1 0	1	

	-
7. A half adder needs 2 gate.	
A full adder needs 2 half adder and a OR gate, total of 5 gates	
A moit CLA adder needs	_ 25
- 1 full adder and 4 logic gates for a bit,	
total of 9 gates, per bit	
Number of Logic Gate = 9n *	
**	

```
20
21
      module adder_rtl(
            output C3,  // carry output
output[2:0] S,  // sum
input[2:0] A, B, // operands
23
24
            input C0
27
28
            // Implement your code here.
29
30
31
            assign \{C3, S\} = A + B + C0;
      endmodule
50
```

```
module cla_gl(
52
         output C3,
         output[2:0] S,
54
         input[2:0] A, B, // operands
         input C0
59
         wire [3:0] C;
60
         wire [2:0] G, P, M;
61
62
         assign C[0]=C0;
         assign C3=C[3];
64
65
         FA fa0(, S[0], A[0], B[0], C[0]);
         AND and0(G[0], A[0], B[0]);
66
         OR or0(P[0], A[0], B[0]);
68
69
          AND and4(M[0], P[0], C[0]);
         OR or4(C[1], G[0], M[0]);
70
         FA fa1(, S[1], A[1], B[1], C[1]);
AND and1(G[1], A[1], B[1]);
74
         OR or1(P[1], A[1], B[1]);
76
         AND and5(M[1], P[1], C[1]);
         OR or5(C[2], G[1], M[1]);
78
79
80
81
          FA fa2(, S[2], A[2], B[2], C[2]);
          AND and2(G[2], A[2], B[2]);
82
         OR or2(P[2], A[2], B[2]);
83
84
85
         AND and6(M[2], P[2], C[2]);
86
         OR or6(C[3], G[2], M[2]);
87
88
     endmodule
90
```



eopXD:lab1\_hw eopXD\$ iverilog -o lab1.vvp lab1.v eopXD:lab1\_hw eopXD\$ vvp lab1.vvp VCD info: dumpfile lab1.vcd opened for output. Maximum delay is 21 ticks on transition 000+000+0 --> 000+111+1 eopXD:lab1\_hw eopXD\$