

Digital Systems Design and Laboratory

Spring 2019

Lab 2

Tzu-Hsu Yu

e841018@gmail.com

2019/05/20

Sample code:

https://drive.google.com/open?id=1x5j8CSZk8CGCsSLyX54GMCv041W_bHFm

Agenda

- More on Lab1
- Multiplier
- Pipeline
- Fast multiplier
- Assignment
- Appendix



More on Lab1

Carry-lookahead adder

$$G_i = A_i \cdot B_i.$$

P_i can be either:

$$P_i = A_i \oplus B_i,$$


$$P_i = A_i + B_i.$$

$$C_1 = G_0 + P_0 \cdot C_0,$$

$$C_2 = G_1 + G_0 \cdot P_1 + C_0 \cdot P_0 \cdot P_1,$$

$$C_3 = G_2 + G_1 \cdot P_2 + G_0 \cdot P_1 \cdot P_2 + C_0 \cdot P_0 \cdot P_1 \cdot P_2,$$

$$C_4 = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3 + C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3.$$



PG and GG don't have to be implemented in the assignment.

Source code

Some students did optimizations!

5 versions included in `adders.v` in the sample code:

- Cascaded: 23 ticks

$$C_1 = G_0 + P_0 \cdot C_0,$$

$$C_2 = G_1 + P_1 \cdot C_1,$$

$$C_3 = G_2 + P_2 \cdot C_2,$$

$$C_4 = G_3 + P_3 \cdot C_3.$$

$$C_1 = G_0 + P_0 \cdot C_0,$$

$$C_2 = G_1 + G_0 \cdot P_1 + C_0 \cdot P_0 \cdot P_1,$$

$$C_3 = G_2 + G_1 \cdot P_2 + G_0 \cdot P_1 \cdot P_2 + C_0 \cdot P_0 \cdot P_1 \cdot P_2,$$


$$C_4 = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3 + C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3.$$

- Implement P_i with XOR: 22 ticks $P_i = A_i \oplus B_i,$
- Implement P_i with OR: 20 ticks $P_i = A_i + B_i.$
- Optimize with AND3 and OR3: 17 ticks
- Optimize with NAND and NOR: 13 ticks

Some derivation

Integer-valued sublinear function:

<https://www.desmos.com/calculator/qt9ruazutg>




Will be used as the delays of adders in Lab 2



Multiplier

Definitions

Unsigned multiplier: Multiplicand \times Multiplier = Product
(signed multipliers will not be covered in Lab 2)

$$\begin{array}{rcccc} & & A_3 & A_2 & A_1 & A_0 \\ & & \times B_3 & B_2 & B_1 & B_0 \\ \hline AB_i \text{ called a "partial product"} & \longrightarrow & A_3B_0 & A_2B_0 & A_1B_0 & A_0B_0 \\ & & A_3B_1 & A_2B_1 & A_1B_1 & A_0B_1 \\ & & A_3B_2 & A_2B_2 & A_1B_2 & A_0B_2 \\ + & & A_3B_3 & A_2B_3 & A_1B_3 & A_0B_3 \\ \hline \end{array}$$



Multiplying N-bit number by M-bit number gives (N+M)-bit result

Metrics: latency and throughput

For an n -bit \times n -bit multiplier MULT:

Latency (longest propagation delay)
 $\approx 2n \cdot \text{delay}(\text{FA})$

Throughput (operations per second)
 $\approx 1/\text{Latency}$





Pipeline

How to increase throughput?

- Cut the circuit into different stages
- Do different tasks in each stage at the same time


Does the latency change? How about the throughput?



Pipelined multiplier

Add registers at the end of each stage to keep states

$x[3:0]$ and $y[3:0]$ should also be kept in each stage (not shown in the figure)



Fast Multiplier


Popular techniques

- Carry-save adder
- Wallace tree
- High-radix
- and many...

A hierarchical design

		$a_7 \ a_6 \ a_5 \ a_4 \ a_3 \ a_2 \ a_1 \ a_0$								$b_7 \ b_6 \ b_5 \ b_4 \ b_3 \ b_2 \ b_1 \ b_0$								
$p_{ij} = a_i b_j$		L	$p_{70} \ p_{60} \ p_{50} \ p_{40} \ p_{30} \ p_{20} \ p_{10} \ p_{00}$															
		1	$p_{71} \ p_{61} \ p_{51} \ p_{41} \ p_{31} \ p_{21} \ p_{11} \ p_{01}$															
		L	$p_{72} \ p_{62} \ p_{52} \ p_{42} \ p_{32} \ p_{22} \ p_{12} \ p_{02}$								2							
		1	$p_{73} \ p_{63} \ p_{53} \ p_{43} \ p_{33} \ p_{23} \ p_{13} \ p_{03}$															
		L	$p_{74} \ p_{64} \ p_{54} \ p_{44} \ p_{34} \ p_{24} \ p_{14} \ p_{04}$															
		1	$p_{75} \ p_{65} \ p_{55} \ p_{45} \ p_{35} \ p_{25} \ p_{15} \ p_{05}$								3							
		L	$p_{76} \ p_{66} \ p_{56} \ p_{46} \ p_{36} \ p_{26} \ p_{16} \ p_{06}$								2							
		1	$p_{77} \ p_{67} \ p_{57} \ p_{47} \ p_{37} \ p_{27} \ p_{17} \ p_{07}$															

A hierarchical design (cont.)



Assignment

Execute

- Download sample code (link on first page)
- Compile:

```
> iverilog -o lab2.vvp lab2.v
```
- Simulate:

```
> vvp lab2.vvp
```


(generates lab2.vcd)
- View waveform:

```
> gtkwave lab2.vcd lab2.sav
```



Requirements

- **Replace <index>** in `lab2.v` with proper indexes, but **leave the rest of the code unchanged**.
 - (1) Show your source code
 - (2) Show the waveform with the settings in `lab2.sav`.
- Minimize the clock cycle by **changing the delays** in the module `mult_tb`.
 - (1) What is the minimum clock cycle?
 - (2) Show the waveform with the settings in `lab2.sav`.
- Assume the clock cycle is 10 microseconds.
 - (1) Calculate throughput.
 - (2) Calculate latency.



Appendix

Some details in Verilog:

- Expression bit width

http://yangchangwoo.com/podongji_X2/html/technote/TOOL/MANUAL/21i_doc/data/fndtn/ver/ver4_4.htm

- Event queue (determines the order of different types of assignment)

<http://www.ece.lsu.edu/v/2015/lsli-event-q.pdf>

- Transport delay and inertial delay

http://www-inst.eecs.berkeley.edu/~cs152/fa06/handouts/CummingsHDLCON1999_BehavioralDelays_Rev1_1.pdf

