

$$1. F = (A'B' + AC')(A+D) = AA'B' + AC'A + A'B'D + ACD = AA'B' + AC' + A'B'D$$


static-1 hazard: $(0001) \leftrightarrow (1001)$

static-0 hazard: $(0010) \leftrightarrow (1010)$

dynamic hazard: $(0000) \leftrightarrow (1000)$

AB	00	01	11	10
00			1	1
01	1		1	1
11	1			
10				

2.



$I_0 \sim I_7$ is the 8 inputs to the 8-to-1 MUX.

A, B, C is the control signal of the 8-to-1 MUX (A is the most significant bit).
Z is the output.

3. 1) $R=1$ and $H=0$ cannot occur at the same time.

2) $R \quad H \quad Q \quad Q^+$ $Q^+ = R + HQ$

R	H	Q	Q^+
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	X
1	0	1	X
1	1	0	1
1	1	1	1

7. A half adder needs 2 gate,

A full adder needs 2 half adder and a OR gate, total of 5 gates

A n-bit CLA adder needs

- 1 full adder and 4 logic gates for a bit,
total of 9 gates per bit

Number of Logic Gate = $9n$

```



20 // adder without delay, register-transfer level modeling
21 module adder_rtl(
22     output C3,          // carry output
23     output[2:0] S,      // sum
24     input[2:0] A, B,    // operands
25     input C0            // carry input
26 );
27
28 // Implement your code here.
29 // Hint: should be done in 1 line.
30 // You can use this adder to debug the gate-level implemented adder.
31 assign {C3, S} = A + B + C0;
32
33 endmodule

```

```

50 // carry-lookahead adder, gate level modeling
51 module cla_gl(
52     output C3,          // carry output
53     output[2:0] S,      // sum
54     input[2:0] A, B,    // operands
55     input C0            // carry input
56 );
57
58 // Implement your code here.
59 wire [3:0] C;
60 wire [2:0] G, P, M;
61
62 assign C[0]=C0;
63 assign C3=C[3];
64
65 FA fa0(, S[0], A[0], B[0], C[0]);
66 AND and0(G[0], A[0], B[0]);
67 OR or0(P[0], A[0], B[0]);
68
69 AND and4(M[0], P[0], C[0]);
70 OR or4(C[1], G[0], M[0]);
71 //assign C[1] = G[0] | (P[0] & C[0]);
72
73 FA fa1(, S[1], A[1], B[1], C[1]);
74 AND and1(G[1], A[1], B[1]);
75 OR or1(P[1], A[1], B[1]);
76
77 AND and5(M[1], P[1], C[1]);
78 OR or5(C[2], G[1], M[1]);
79 //assign C[2] = G[1] | (P[1] & C[1]);
80
81 FA fa2(, S[2], A[2], B[2], C[2]);
82 AND and2(G[2], A[2], B[2]);
83 OR or2(P[2], A[2], B[2]);
84
85 AND and6(M[2], P[2], C[2]);
86 OR or6(C[3], G[2], M[2]);
87 //assign C[3] = G[2] | (P[2] & C[2]);
88
89 endmodule
90

```



```
eopXD:lab1_hw eopXD$ iverilog -o lab1.vvp lab1.v
eopXD:lab1_hw eopXD$ vvp lab1.vvp
VCD info: dumpfile lab1.vcd opened for output.
Maximum delay is 21 ticks on transition 000+000+0 --> 000+111+1
eopXD:lab1_hw eopXD$
```