

# Digital Systems Design and Laboratory

## [ 13. Analysis of Clocked Sequential Circuits ]

Chung-Wei Lin

[cwlin@csie.ntu.edu.tw](mailto:cwlin@csie.ntu.edu.tw)

CSIE Department

National Taiwan University

Spring 2019

# Outline

- ❑ **A Sequential Parity Checker**

- ❑ Analysis by Signal Tracing and Timing Charts

- ❑ State Tables and Graphs

- ❑ General Models for Sequential Circuits

# Parity Checker (1/3)

## ❑ Error detection


- Add an extra bit (parity bit) when transmitting or storing binary data
- When the total number of 1 bits in the block (data bits + parity bit) is odd (even), we say the parity is odd (even)

Even Parity		Odd Parity	
0000000	0	0000000	1
0000001	1	0000001	0
0110110	0	0110110	1
1010101	0	1010101	1
0111000	1	0111000	0


# Parity Checker (2/3)

## □ Design an odd-parity checker

- $Z = 1$  if total # of 1's is odd
- $Z = 0$  if total # of 1's is even
  - $Z = 0 \rightarrow$  an error occurs in odd-parity protocol
  - Initially,  $Z = 0$





## □ Timing chart of the odd parity checker (falling-edge triggered)



# Parity Checker (3/3)

## State graph



## State table

Present State	Next State		Present Output (Z)
	$X = 0$	$X = 1$	
$S_0$	$S_0$	$S_1$	0
$S_1$	$S_1$	$S_0$	1



Q	$Q^+$		Present Output (Z)
	$X = 0$	$X = 1$	
0	0	1	0
1	1	0	1

# Outline


- ❑ A Sequential Parity Checker
- ❑ **Analysis by Signal Tracing and Timing Charts**
- ❑ State Tables and Graphs
- ❑ General Models for Sequential Circuits

# Analysis of Clocked Sequential Circuits

## □ Find the output sequence resulting from a given input one

➤ Draw a timing chart to show inputs, clock, flip-flop states, outputs



1. Assume an initial state of flip-flops (reset to 0)
2. Determine the circuit outputs and flip-flop inputs for 1st input pattern
3. Determine the new flip-flop states after the next active clock edge
4. Determine the outputs for the new states
5. Repeat 2--4 for each input pattern



# Type I: Moore Machine

□ Moore machine: the output depends only on the present state

- The output which corresponds to a given input appears until after the active clock edge



X = 0 1 1 0 1  
A = 0 1 0 1 0 1  
B = 0 0 1 1 1 1  
Z = 0 1 1 0 1 0





# Type II: Mealy Machine

❑ Mealy machine: the output depends on both the present state and on the inputs

➤ False outputs may occur

- Glitches and spikes



X = 1 0 1 0 1  
A = 0 0 0 1 1 0  
B = 0 1 1 1 1 0  
Z = 1 1 0 0 1

# Outline

- ❑ A Sequential Parity Checker
- ❑ Analysis by Signal Tracing and Timing Charts
- ❑ **State Tables and Graphs**
- ❑ General Models for Sequential Circuits

# How to Construct the State Table?

## □ Procedure to construct the state table for a given circuit

1. Determine the flip-flop input equations and the output equations from the circuit
2. Derive the next-state equation for each flip-flop from its input equations
3. Plot a next-state map for each flip-flop
4. Combine these maps to form the state table


## □ Recap: next-state equations

Type	$Q^+$
D Flip-Flop	$D$
S-R Flip-Flop	$S + R'Q$
J-K Flip-Flop	$JQ' + K'Q$
T Flip-Flop	$TQ' + T'Q$
D-CE Flip-Flop	$D(CE) + Q(CE)'$

# Example: Moore Machine (1/3)

## □ Procedure to construct the state table for a given circuit

1. Determine the flip-flop input equations and the output equations from the circuit
  - $D_A = X \oplus B'$ ,  $D_B = A + X$ ,  $Z = A \oplus B$
2. Derive the next-state equation for each flip-flop from its input equations
  - $A^+ = X \oplus B'$ ,  $B^+ = A + X$



# Example: Moore Machine (2/3)

## □ Procedure to construct the state table for a given circuit

- $A^+ = X \oplus B'$ ,  $B^+ = A + X$

3. Plot a next-state map for each flip-flop

4. Combine these maps to form the state table

AB	$A^+B^+$		Z
	X = 0	X = 1	
00	10	01	0
01	00	11	1
11	01	11	0
10	11	01	1

AB \ X		0	1
		0	1
00	00	1	0
	01	0	1
11	11	0	1
	10	1	0

$A^+$

AB \ X		0	1
		0	1
00	00	0	1
	01	0	1
11	11	1	1
	10	1	1

$B^+$


# Example: Moore Machine (3/3)

## □ Procedure to construct the state table for a given circuit

4. Combine these maps to form the state table

AB	A+B+		Z
	X = 0	X = 1	
00	10	01	0
01	00	11	1
11	01	11	0
10	11	01	1


Present State	Next State		Z
	X = 0	X = 1	
S <sub>0</sub>	S <sub>3</sub>	S <sub>1</sub>	0
S <sub>1</sub>	S <sub>0</sub>	S <sub>2</sub>	1
S <sub>2</sub>	S <sub>1</sub>	S <sub>2</sub>	0
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	1



# Example: Mealy Machine (1/3)

## □ Procedure to construct the state table for a given circuit

1. Determine the flip-flop input equations and the output equations from the circuit
  - $J_A = XB$ ,  $K_A = X$ ,  $J_B = X$ ,  $K_B = XA$ ,  $Z = XB' + XA + X'A'B$
2. Derive the next-state equation for each flip-flop from its input equations
  - $A^+ = J_A A' + K_A' A = XA'B + X'A$
  - $B^+ = J_B B' + K_B' B = XB' + (XA)'B = XB' + X'B + A'B$



# Example: Mealy Machine (2/3)

## □ Procedure to construct the state table for a given circuit

- $A^+ = XA'B + X'A$
- $B^+ = XB' + X'B + A'B$
- $Z = XB' + XA + X'A'B$

3. Plot a next-state map for each flip-flop
4. Combine these maps to form the state table

AB	$A^+B^+$		Z	
	X = 0	X = 1	X = 0	X = 1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1

AB \ X	0	1
00	0	0
01	0	1
11	1	0
10	1	0

$A^+$

AB \ X	0	1
00	0	1
01	1	1
11	1	0
10	0	1

$B^+$

AB \ X	0	1
00	0	1
01	1	0
11	0	1
10	0	1

Z




# Example: Mealy Machine (3/3)

## □ Procedure to construct the state table for a given circuit

4. Combine these maps to form the state table


AB	A+B <sup>+</sup>		Z	
	X = 0	X = 1	X = 0	X = 1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1

AB	A+B <sup>+</sup>		Z	
	X = 0	X = 1	X = 0	X = 1
S <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	0	1
S <sub>1</sub>	S <sub>1</sub>	S <sub>2</sub>	1	0
S <sub>2</sub>	S <sub>2</sub>	S <sub>0</sub>	0	1
S <sub>3</sub>	S <sub>3</sub>	S <sub>1</sub>	0	1



# Example: Multiple Inputs and Outputs

AB	A <sup>+</sup> B <sup>+</sup>				Z <sub>1</sub> Z <sub>2</sub>			
	X <sub>1</sub> X <sub>2</sub> = 00	01	10	11	X <sub>1</sub> X <sub>2</sub> = 00	01	10	11
S <sub>0</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	00	10	11	01
S <sub>1</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	10	10	11	11
S <sub>2</sub>	S <sub>3</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>1</sub>	00	10	11	01
S <sub>3</sub>	S <sub>2</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	00	00	01	01




# Outline

- ❑ A Sequential Parity Checker
- ❑ Analysis by Signal Tracing and Timing Charts
- ❑ State Tables and Graphs
- ❑ **General Models for Sequential Circuits**


# General Model for Moore Machines

- An output is a function of only states



# General Model for Mealy Machines

- An output is a function of states and inputs



# Q&A

# Announcement (0520)

## □ Homework policy

- You are encouraged to work on homework in study groups, but you must write up the solutions on your own

## □ Homework 4

- Due at noon on Jun 3

## □ Plan from now

- May 20: Lab 2 + Short Talk by Prof. Jie-Hone Jiang
- May 27: Lecture (+ Short Talk by Prof. Chien-Mo Li)
- Jun 3: Lab 1 and Lab 2 Demo
- Jun 10: Lecture
- Jun 17: Final Exam

# Announcement (0527)

## ❑ Homework 4 + Lab 2

- Due at noon on Jun 3

## ❑ Plan from now

- May 27: Lecture
- Jun 3: Lab 1 and Lab 2 Demo
  - Schedule by the last digits of student IDs
  - 1:20-1:50pm: 0 and 1 (9 students)
  - 1:50-2:20pm: 2 and 3 (11 students)
  - 2:20-2:50pm: 4 and 5 (10 students)
  - 2:50-3:20pm: 6 (12 students)
  - 3:20-4pm: 7, 8, and 9 (17 students)
- Jun 10: Lecture
- Jun 17: Final Exam

## ❑ Student evaluation