


- Determine the flip flop input equations from the next-state equations using K-maps
 - Always copy X's from next state maps onto input maps first
 - Fill in the remaining squares with 0's

| Type of FF | Input | Q = 0 | | Q = 1 | | Rules for forming input map from next state map | |
|------------|-------|--------|--------|--------|--------|---|----------------------|
| | | Q* = 0 | Q* = 1 | Q* = 0 | Q* = 1 | Q = 0 Half of Map | Q = 1 Half of Map |
| D | D | 0 | 1 | 0 | 1 | No change | No change |
| T | T | 0 | 1 | 1 | 0 | No change | Complement |
| S-R | S | 0 | 1 | 0 | X | No change | Replace 1's with X's |
| | R | X | 0 | 1 | 0 | Replace 0's with X's Replace 1's with 0's | Complement |
| J-K | J | 0 | 1 | X | X | No change | Fill in with X's |
| | K | X | X | 1 | 0 | Fill in with X's | Complement |

| Type | Q ⁺ |
|----------------|----------------|
| D Flip-Flop | D |
| S-R Flip-Flop | S + R'Q |
| J-K Flip-Flop | JQ' + K'Q |
| T Flip-Flop | TQ' + T'Q |
| D-CE Flip-Flop | D(CE) + Q(CE)' |

One-hot state assignment: One flip-flop for each state


- Example: 3 flip-flops for 3 states (Q₀Q₁Q₂)
 - S₀ = 100, S₁ = 010, S₂ = 001
- Write next-state and output (Z) equations directly by inspecting the state graph
 - Q₀⁺ = F'R'Q₀ + F'RQ₁ + FQ₂
 - Q₁⁺ = F'R'Q₁ + F'RQ₂ + FQ₀
 - Q₂⁺ = F'R'Q₂ + F'RQ₀ + FQ₁
 - Z = Z₀Q₀ + Z₁Q₁ + Z₂Q₂



Completely Specified State Graph

Properties

- OR together all input labels on arcs emanating from a state, the result can reduce to 1
 - Cover all conditions: F + F'R + F'R' = F + F' = 1
- AND together any pair of input labels on arcs emanating from a state, the result can reduce to 0
 - Only one arc is valid: F·F'R = 0, F·F'R' = 0, F'R·F'R' = 0



State Equivalence

Definition

- N₁, N₂: sequential circuits (not necessarily different)
- X: a sequence of inputs of arbitrary length
- Then, state p in N₁ ≡ state q in N₂ if and only if λ₁(p,X) = λ₂(q,X) for every possible input sequence X
 - λ: output
- Difficult to check the equivalence using this definition!
 - Infinite number of input sequences

Theorem

- Two states p and q of a sequential circuit are equivalent if and only if for every single input X, the outputs are the same and the next states are equivalent, i.e., λ(p,X) = λ(q,X) and δ(p,X) ≡ δ(q,X)
 - δ: next state
 - Note that the next state do not have to be equal, just equivalent

| Present State | Next State | Present Output |
|---------------|------------|----------------|
| A | X = 0 | X = 1 |
| B | X = 1 | X = 0 |
| C | X = 0 | X = 1 |
| D | X = 1 | X = 0 |

| Present State | Next State | Present Output |
|---------------|------------|----------------|
| A | X = 0 | X = 1 |
| B | X = 1 | X = 0 |
| C | X = 0 | X = 1 |
| D | X = 1 | X = 0 |

- A state table is incompletely specified if don't cares are present
 - Certain sequences will never occur as inputs

How about Don't Cares?

Static-1: 在 1 框框中間加上 bridge 的 1 框框
 Static-0: 在 0 框框中間加上 bridge 的 0 框框

Multi-level 中,

- SOP: Static-1 一樣用發生在需要 bridge 時; Static-0 發生在 (AA')x 這種 complement 時。

essential hazard: caused by different delay in same input gate.

Shannon expansion theorem: 函數的降微 , \$f(A,B,C,D) = D' \cdot f(A,B,C,0) + D \cdot f(A,B,C,1)\$

Latches: (閘)

- SR-Latch (Set to 1, Reset to 0): \$Q^{+} = S + R'Q\$
- Gated-D Latch (Gated-Direct): \$Q^{+} = G'Q + GD\$

Flip-Flop: (注意看是 rising-edge trigger 還是 falling-edge trigger)

- D-FF: D 是多少就是多少
- SR-FF: S=1 時 Set to 1; R=0 時 Reset to 0 (S=R=1 is illegal)
- JK-FF: J=1 時 Jump to 1; R=0 時 Clear to 0 (S=R=1 is toggle, 0 變 1, 1 變 0)
- T-FF: T=1 時 Toggle