
from Binary to Binary: How Qemu Works

```
魏禛 (@_zhenwei_) <zhenwei.tw@gmail.com>
林致民 (Doraemon) <r06944005@csie.ntu.edu.tw>
```

Who are we?

- 林致民 (Doraemon)
 - Master Student @ NTU Compiler
 Optimization and Virtualization Lab
 - Insterested in compiler optimization and system performance
- 魏禛 (@_zhenwei_)
 - From Tainan, Taiwan
 - Master student @ NTU
 - Interested in Computer Architecture,
 Virtual Machine and Compiler stuff





Outline

- Introduction of Qemu
- Guest binary to TCG-IR translation
- Block Chaining!
- TCG-IR to x86_64 translation
- Do not cover ...
 - Full system emulation
 - Interrupt handling
 - Multi-thread implementation
 - Optimization ...

What is Qemu

Created by Fabrice Bellard in 2003

Features

- Just-in-time (JIT) compilation support of achieve high performance
- Cross-platform (most UNIX-like system and MS-Windows)
- Lots of target hosts and targets support (full system emulation)
 - x86, aarch32, aarch64, mips, sparc, risc-v
- User mode emulation: Qemu can run applications compiled for another CPU (same OS)

More excellent slides!

- Qemu JIT Code Generator and System Emulation
- o QEMU Binary Translation



Environment

- Guest (target) machine: RISC-V
- Host machine: Intel x86_64
- Tools
 - Qemu 1.12.0 https://www.gemu.org
 - RISC-V GNU Toolchain https://github.com/riscv/riscv-gnu-toolchain.git









Translation Block (tb)

- Definition of translation block (tb)
 - Encounter the branch (modify PC)
 - Encounter the system call
 - Reach the page boundary




Dynamic Binary Translation

- Translate guest ISA instruction to Host ISA instruction (runtime)
- After the translation block is executed, the control come back to the Qemu




Dynamic Binary Translation

Block Chaining - avoid the "context switching" overhead



Tiny Code Generator (TCG)




```
724 lines (476 sloc) 21.4 KB
         Tiny Code Generator - Fabrice Bellard.
         1) Introduction
         TCG (Tiny Code Generator) began as a generic backend for a C
         compiler. It was simplified to be used in OEMU. It also has its roots
         in the QOP code generator written by Paul Brook.
         2) Definitions
         TCG receives RISC-like "TCG ops" and performs some optimizations on them,
         including liveness analysis and trivial constant expression
         evaluation. TCG ops are then implemented in the host CPU back end,
         also known as the TCG "target".
         The TCG "target" is the architecture for which we generate the
         code. It is of course not the same as the "target" of OEMU which is
         the emulated architecture. As TCG started as a generic C backend used
         for cross compiling, it is assumed that the TCG target is different
         from the host, although it is never the case for QEMU.
         In this document, we use "guest" to specify what architecture we are
         emulating; "target" always means the TCG target, the machine on which
         we are running QEMU.
```

Qemu Execution Flow


Chain the generated
Translation Block to
existed Block

Find the Translation Block

Execute the Translation Block



Qemu Execution Flow



cpu_loop_exec_tb()

Data structures would be used later ...

```
struct TCGContext {
    uint8 t *pool cur, *pool end;
    TCGPool *pool_first, *pool_current, *pool_first_large;
    /* goto tb support */
   tcg insn unit *code buf;
   uint16_t *tb_jmp_reset_offset;
   uintptr t *tb jmp insn offset;
    uintptr t *tb jmp target addr;
    tcg insn unit *code ptr;
       /* Code generation. */
    void *code gen prologue;
    void *code gen epilogue;
    void *code gen buffer;
    size t code gen buffer size;
    void *code gen ptr;
                                                           14
   void *data gen ptr;
                                                           15
                                                           16
    /* Threshold to flush the translated code buffer. */
    void *code gen highwater;
                                                           17
                                                           18
    QTAILQ_HEAD(TCGOpHead, TCGOp) ops, free_ops;
```

```
struct TranslationBlock {
    target ulong pc;
    target ulong cs base;
    uint32 t flags;
    uint16 t size;
    uint16 t icount;
    uint32 t cflags;
    struct tb tc tc;
    struct TranslationBlock *orig tb;
    struct TranslationBlock *page_next[2];
    tb page addr t page addr[2];
    uint16 t jmp reset offset[2];
    uintptr t jmp target arg[2];
    uintptr t jmp list next[2];
    uintptr t jmp list first;
```

```
typedef struct DisasContext {
   struct TranslationBlock *tb;
   target_ulong pc;
   target_ulong next_pc;
   uint32_t opcode;
   uint32_t flags;
   uint32_t mem_idx;
   int singlestep_enabled;
   int bstate;
} DisasContext;
```

DisasContext

```
typedef struct CPURISCVState CPURISCVState;

struct CPURISCVState {
   target_ulong gpr[32];
   uint64_t fpr[32];
   target_ulong pc;

/* ......*/
};
```

TCGContext

TranslationBlock

CPURISCVState 12

The main loop

cpu_exec() @ accel/tcg/cpu-exec.c

- tb_find()
 - Find the desired translation block by pc value
- cpu_loop_exec_tb()
 - Execute the native code in the translation block

```
/* main execution loop */
     int cpu exec(CPUState *cpu)
4
         CPUClass *cc = CPU_GET_CLASS(cpu);
         cc->cpu exec enter(cpu);
         /* if an exception is pending, we execute it here */
8
9
         while (!cpu_handle_exception(cpu, &ret)) {
             TranslationBlock *last tb = NULL;
10
             int tb exit = 0;
             while (!cpu handle interrupt(cpu, &last tb)) {
13
14
                 uint32_t cflags = cpu->cflags_next_tb;
                 TranslationBlock *tb;
16
                 tb = tb find(cpu, last tb, tb exit, cflags);
17
                 cpu loop exec tb(cpu, tb, &last tb, &tb exit);
18
19
20
21
         cc->cpu exec exit(cpu);
```

Find the desired Translation Block or create one

tb_find() @ accel/tcg/cpu-exec.c

- tb_lookup__cpu_state()
 - Find the specific tb (Translation Block)
 by pc value
- tb_gen_code()
 - If the desired to hasn't been generated yet, we just create one
- tb_add_jump()
 - The block chaining patch point!
 - We will talk about it later ...

```
static inline TranslationBlock *tb find(CPUState *cpu,
                                             TranslationBlock *last tb,
                                             int tb exit, uint32 t cf mask)
         TranslationBlock *tb;
         tb = tb lookup cpu state(cpu, &pc, &cs base, &flags, cf mask);
         if (tb == NULL) {
             if (likely(tb == NULL)) {
                 /* if no translated code available, then translate it now */
                 tb = tb gen code(cpu, pc, cs base, flags, cf mask);
14
         /* See if we can patch the calling TB. */
         if (last tb && !gemu loglevel mask(CPU LOG TB NOCHAIN)) {
16
             if (!(tb->cflags & CF INVALID)) {
                 tb add jump(last tb, tb exit, tb);
         return tb;
```

The Translation Block Finding Algorithm

tb_lookup__cpu_state() @
include/exec/tb-lookup.h

- tb_jmp_cache_hash_func()
 - A level-1 lookup cache is implemented (fast path)
- tb_htable_lookup()
 - A traditional hash table is used to find the specific tb by hash value (slow path)
 - Update the level-1 lookup cache if found it


```
static inline TranslationBlock *
     tb_lookup__cpu_state(CPUState *cpu, target_ulong *pc, target_ulong *cs_base,
                          uint32 t *flags, uint32 t cf mask)
         CPUArchState *env = (CPUArchState *)cpu->env ptr;
         TranslationBlock *tb:
         uint32 t hash;
         hash = tb jmp cache hash func(*pc);
         tb = atomic rcu read(&cpu->tb jmp cache[hash]);
         if (likely(tb) {
             return tb;
14
         tb = tb_htable_lookup(cpu, *pc, *cs_base, *flags, cf_mask);
         if (tb == NULL) {
16
             return NULL;
17
         atomic set(&cpu->tb_jmp_cache[hash], tb);
18
         return tb;
```

The Translation Block Finding Algorithm

1 0x16290: hit 90434 miss 1
2 0x1bc80: hit 0 miss 1
3 0x1bc94: hit 0 miss 1
4 0x21b70: hit 0 miss 1
5 0x21b72: hit 0 miss 1
6 0x21b7e: hit 90434 miss 1
7 0x1bc9c: hit 90434 miss 1
8 0x1a88e: hit 1 miss 1
9 0x1bcaa: hit 90434 miss 1
10 0x1bcde: hit 0 miss 1
11 0x162a6: hit 90434 miss 1

Some the would be executed many times throughout the program

	bzip2	mcf
# of tb executed	32877233	8125325
tb-cache miss ratio	0.01 %	2.10 %



Start to generate the Translation Block

tb_gen_code() @ accel/tcg/translate-all.c

- tb_alloc()
 - This function would allocate the space from the Code Cache in TCGContext
 - If the Code Cache is full, just flush it!
- gen_intermediate_code()
 - We will get the TCG-IR produced in this function, which is stored in the TCGContext
- tcg_gen_code()
 - Generate the host machine code according to the TCG-IR, and it would be stored in the tb

```
TranslationBlock *tb gen code(CPUState *cpu.
                              target ulong pc, target ulong cs base,
                              uint32 t flags, int cflags)
   tb = tb alloc(pc);
   if (unlikely(!tb)) {
       tb_flush(cpu);
       cpu loop exit(cpu);
   gen intermediate code(cpu, tb);
   gen code size = tcg gen code(tcg ctx, tb);
   return tb;
```

Generate the TCG-IR first!

gen_intermediate_code() @
target/riscv/translate.c

- The while loop would decode each instruction in the guest binary until encounter the branch or reach the tb size
- decode_opc()
 - Decode the instruction in binary form

```
void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
         CPURISCVState *env = cs->env ptr;
         DisasContext ctx;
         while (ctx.bstate == BS NONE) {
             num insns++;
             ctx.opcode = cpu ldl code(env, ctx.pc);
             decode opc(env, &ctx);
             ctx.pc = ctx.next_pc;
             if (num insns >= max insns) {
14
                 break:
18
         switch (ctx.bstate) {
         case BS STOP:
             gen goto tb(&ctx, 0, ctx.pc);
             break;
         case BS_NONE: /* handle end of page - DO NOT CHAIN. See gen goto tb. */
             tcg gen movi tl(cpu pc, ctx.pc);
             tcg gen exit tb(0);
         case BS BRANCH: /* ops using BS BRANCH generate own exit seq */
         default:
             break:
```

Decode the instruction in guest binary

decode_RV32_64G() @
target/riscv/translate.c

```
static void decode RV32 64G(CPURISCVState *env, DisasContext *ctx)
         uint32 t op = MASK OP MAJOR(ctx->opcode);
         int rs1 = GET RS1(ctx->opcode);
         int rs2 = GET RS2(ctx->opcode);
         int rd = GET_RD(ctx->opcode);
         target long imm = GET IMM(ctx->opcode);
         switch (op) {
         case OPC RISC JAL:
             imm = GET JAL IMM(ctx->opcode);
             gen_jal(env, ctx, rd, imm);
             break;
14
         case OPC RISC BRANCH:
             gen_branch(env, ctx, MASK_OP_BRANCH(ctx->opcode), rs1, rs2,
                        GET B IMM(ctx->opcode));
17
             break;
18
         case OPC RISC LOAD:
             gen load(ctx, MASK OP LOAD(ctx->opcode), rd, rs1, imm);
20
             break:
         case OPC RISC ARITH:
             if (rd == 0) {
                 break: /* NOP */
             gen arith(ctx, MASK OP ARITH(ctx->opcode), rd, rs1, rs2);
             break:
         default:
             gen_exception_illegal(ctx);
             break;
```

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7			rs	2	rs	1	fun	ct3	r	d	opc	ode	R-type
	ir	nm	11:0)		rs	1	fun	ct3	r	d	ope	ode	I-type
	imm[11:5	5		rs	2	rs	1	fun	ct3	imn	[4:0]	opco	ode	S-type
iı	nm[12 10):5]		rs	2	rs	1	fun	ct3	imm	1:1[11]	opce	ode	B-type
				imm	31:12					r	d	opco	ode	U-type
imm[20 10:1 11 19:12]										r	d	opce	ode	J-type

RV32I Base Instruction Set

			Base Instr	uction S			_
		imm[31:12]			rd	0110111	LUI
		imm[31:12]			rd	0010111	AUIPC
		n[20 10:1 11 1			rd	1101111	JAL
	mm[11:0		rs1	000	rd	1100111	JALR
imm[12 1		rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 1		rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 1		rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 1		rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 1		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 1		rs2	rs1	111	imm[4:1 11]	1100011	BGEU
	mm[11:0		rs1	000	rd	0000011	LB
	mm[11:0		rs1	001	rd	0000011	LH
	mm[11:0		rs1	010	rd	0000011	LW
	mm[11:0		rs1	100	rd	0000011	LBU
	mm[11:0		rs1	101	rd	0000011	LHU
imm[11		rs2	rs1	000	imm[4:0]	0100011	SB
imm[11		rs2	rs1	001	imm[4:0]	0100011	SH
imm[11		rs2	rs1	010	imm[4:0]	0100011	SW
	mm[11:0		rs1	000	rd	0010011	ADDI
	mm[11:0		rs1	010	rd	0010011	SLTI
	mm[11:0]		rs1	011	rd	0010011	SLTIU
	mm[11:0		rs1	100	rd	0010011	XORI
	mm[11:0		rs1	110	rd	0010011	ORI
	imm[11:0		rs1	111	rd	0010011	ANDI
000000		shamt	rs1	001	rd	0010011	SLLI
000000		shamt	rs1	101	rd	0010011	SRLI
010000		shamt	rs1	101	rd	0010011	SRAI
000000		rs2	rs1	000	rd	0110011	ADD
010000		rs2	rs1	000	rd	0110011	SUB
000000		rs2	rs1	001	rd	0110011	SLL
000000		rs2	rs1	010	rd	0110011	SLT
000000		rs2	rs1	011	rd	0110011	SLTU
000000		rs2	rs1	100	rd	0110011	XOR
000000		rs2	rs1	101	rd	0110011	SRL
010000		rs2	rs1	101	rd	0110011	SRA
000000		rs2	rs1	110	rd	0110011	OR
000000		rs2	rs1	111	rd	0110011	AND
0000	pre		00000	000	00000	0001111	FENCE
0000	000		00000	001	00000	0001111	FENCE.I
	0000000		00000	000	00000	1110011	ECALL
00	0000000	001	00000	000	00000	1110011	EBREAK
	csr		rs1	001	rd	1110011	CSRRW
	csr		rs1	010	rd	1110011	CSRRS
	csr		rs1	011	rd	1110011	CSRRC
	csr		zimm	101	rd	1110011	CSRRWI
	csr		zimm	110	rd	1110011	CSRRSI
	csr		zimm	111	rd	1110011	CSRRCI



Generate the TCG-IR first ! (E.g. arithmetic instr.)

gen_arith() @ target/riscv/translate.c

- The guest instruction need to be implemented in the TCG variable system
- The TCG variables are declared and can be assigned the value from the architecture state or constants
- The TCG frontend ops would operate on these TCG variables.

```
static void gen arith(DisasContext *ctx, uint32 t opc, int rd, int rs1,
             int rs2)
         TCGv source1, source2, cond1, cond2, zeroreg, resultopt1;
         source1 = tcg temp new();
         source2 = tcg_temp_new();
         gen_get_gpr(source1, rs1);
         gen_get_gpr(source2, rs2);
         switch (opc) {
         CASE OP 32 64(OPC RISC ADD):
             tcg gen add tl(source1, source1, source2);
             break:
14
         CASE OP 32 64(OPC RISC SUB):
             tcg_gen_sub_tl(source1, source1, source2);
16
             break;
         default:
             gen exception illegal(ctx);
             return;
         gen set gpr(rd, source1);
         tcg temp free(source1);
         tcg temp free(source2);
                                                                         20
```


Generate the TCG-IR first ! (E.g. arithmetic instr.)

tcg_gen_? @ tcg/tcg-op.h & tcg/tcg-op.c

- tcg_emit_op()
 - This function will allocate the space from TCGContext and insert it into the ops linked-list
- After getting the allocated space, the tcg opcode and arguments are filled into it.
- The TCG instrution generated would be showed later ...

```
static inline void tcg gen add i32(TCGv i32 ret, TCGv i32 arg1, TCGv i32 arg2)
    tcg gen op3 i32(INDEX op add i32, ret, arg1, arg2);
static inline void tcg gen op3 i32(TCGOpcode opc, TCGv i32 a1,
                                    TCGv i32 a2, TCGv i32 a3)
    tcg_gen_op3(opc, tcgv_i32_arg(a1), tcgv_i32_arg(a2), tcgv_i32_arg(a3));
void tcg gen op3(TCGOpcode opc, TCGArg a1, TCGArg a2, TCGArg a3)
    TCGOp *op = tcg emit op(opc);
    op-\rangle args[0] = a1;
    op-\rangle args[1] = a2;
    op-\rangle args[2] = a3;
                                                                             21
```

More about *tcg_emit_op()*



Generate the TCG-IR first ! (E.g. branch instr.)

gen_branch() @ target/riscv/translate.c

- The Label also needed to generated via TCG-IR form
- gen_goto_tb()
 - Jump into the specific translation block!
- When encountered the branch, which means it the end of the tb.
 - The ctx->bstate is set to break the outer while loop in gen_intermediate_code()

```
static void gen branch(CPURISCVState *env, DisasContext *ctx, uint32 t opc,
                            int rs1, int rs2, target long bimm)
         TCGLabel *1 = gen new label();
         TCGv source1 = tcg_temp_new();
         TCGv source2 = tcg temp new();
         gen get gpr(source1, rs1);
         gen get gpr(source2, rs2);
         switch (opc) {
         case OPC RISC BEQ:
             tcg gen brcond tl(TCG COND EQ, source1, source2, 1);
             break;
         default:
             gen_exception_illegal(ctx);
16
             return:
17
         tcg temp free(source1);
         tcg temp free(source2);
         gen goto tb(ctx, 1, ctx->next pc);
         gen_set_label(1); /* branch taken */
         gen_goto_tb(ctx, 0, ctx->pc + bimm);
         ctx->bstate = BS BRANCH;
```

How **Block Chain**ing works?

```
static void gen goto tb(DisasContext *ctx,
                            int n, target ulong dest)
        if (use_goto_tb(ctx, dest)) { The Patch Point
            tcg_gen_goto_tb(n);
            tcg_gen_movi_tl(cpu_pc, dest);
            tcg_gen_exit_tb((uintptr_t)ctx->tb + n);
8
        } else {
            tcg_gen_movi_tl(cpu_pc, dest);
9
10
11
      A slot waits for patching.
  If not patched yet, it would just
    jump to the next instruction
  The location of this slot would be
```

The location of this slot would be recorded in the tb->jump_target_arg when generating host machine code

```
void tb_set_jmp_target(TranslationBlock *tb, int n, uintptr_t addr)
         uintptr t offset = tb->jmp target arg[n];
         uintptr_t tc_ptr = (uintptr_t)tb->tc.ptr;
         tb target set jmp target(tc ptr, tc ptr + offset, addr);
     /* Called with tb lock held. */
    static inline void tb add jump(TranslationBlock *tb, int n,
                                    TranslationBlock *tb next)
11
         /* patch the native jump address */
         tb set jmp target(tb, n, (uintptr t)tb next->tc.ptr);
         /* add in TB jmp circular list */
         tb->jmp_list_next[n] = tb_next->jmp_list_first;
17
         tb next->jmp list first = (uintptr t)tb | n;
18
19
```

The generating tb will patch the last executed tb4

Translate TCG-IR to x86_64 binary code


Before entering the backend ...

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	<u> </u>
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	-
x4	tp	Thread pointer	s
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Monikers					D
64-bit	32-bit	16-bit	8 high bits of lower 16 bits	8-bit	Description
RAX	EAX	AX	AH	AL	Accumulator
RBX	EBX	BX	ВН	BL	Base
RCX	ECX	CX	СН	CL	Counter
RDX	EDX	DX	DH	DL	Data (commonly extends the A register)
RSI	ESI	SI	N/A	SIL	Source index for string operations
RDI	EDI	DI	N/A	DIL	Destination index for string operations
RSP	ESP	SP	N/A	SPL	Stack Pointer
RBP	EBP	BP	N/A	BPL	Base Pointer (meant for stack frames)
R8	R8D	R8W	N/A	R8B	General purpose
R9	R9D	R9W	N/A	R9B	General purpose
R10	R10D	R10W	N/A	R10B	General purpose
R11	R11D	R11W	N/A	R11B	General purpose
R12	R12D	R12W	N/A	R12B	General purpose
R13	R13D	R13W	N/A	R13B	General purpose
R14	R14D	R14W	N/A	R14B	General purpose
R15	R15D	R15W	N/A	R15B	General purpose
				GS	General-purpose Segment

N	loniker	s	Description	
64-bit	32-bit	16-bit	Description	
RIP	EIP	IP	Instruction Pointer	

Let's take a look at some examples: Store



```
RISC-V 32bit
                      IN: libc setup tls
                      0x0001079e: addi
                                                  a5, a5, 32
                           0001079e
     TCG-IR
                8
                       mov i32 tmp0,a5
                9
                       movi i32 tmp1, $0x20
               10
                       add_i32 tmp0,tmp0,tmp1
               11
                       mov i32 a5 ,tmp0
     x86 64
                6
                            0001079e -
                     movl
                             0x3c(%r14), %ebp
                     addl
                             $0x20, %ebp
                8
                9
                     movl
                             %ebp, 0x3c(%r14)
```

```
struct CPURISCVState {
   target ulong gpr[32];
   uint64 t fpr[32]; /* assume both F
   target ulong pc;
   target ulong load res;
   target ulong load val;
   target ulong frm;
   target ulong badaddr;
   target ulong user ver;
   target ulong priv ver;
   target ulong misa;
   uint32 t features;
        Architecture States
         Data Structure
```

```
IN: libc setup tls
      0x0001079e: addi
                                     a5, a5, 32
             0001079e
 8
       mov i32 tmp0, a5
 9
       movi i32 tmp1, $0x20
       add_i32 tmp0,tmp0,tmp1
10
       mov i32 a5 ,tmp0
                      Pointer
             0001079e
 6
     movl
               $0x20, %ebp
     addl
               %ebp, 0x3c(%r14
 9
     movl
```

Let's take a look at some examples: add

```
struct CPURISCVState
   target_ulong gpr[32]
                       assume both
   uint64_t fpr[32];
   target ulong pc;
   target_ulong load_res;
   target ulong load val:
   target ulong frm;
   target ulong badaddr;
   target ulong user ver;
   target ulong priv ver;
   target ulong misa;
   uint32 t features;
         Architecture States
         Data Structure
```

•		General Purpose Registers				
Register	ABI Name	Description	Saver			
x0	zero	Hard-wired zero	<u>□</u>			
x1	ra	Return address	Caller			
x2	sp	Stack pointer	Callee			
хЗ	gp	Global pointer	. 			
x4	tp	Thread pointer	-			
x5	t0	Temporary/alternate link register	Caller			
x6-7	t1-2	Temporaries	Caller			
x8	s0/fp	Saved register/frame pointer	Callee			
x9	s1	Saved register	Callee			
x10-11	a0-1	Function arguments/return values	Caller			
x12-17	a2-7	Function arguments	Caller			
x18-27	s2-11	Saved registers	Callee			
x28-31	t3-6	Temporaries	Caller			
f0-7	ft0-7	FP temporaries	Caller			
f8-9	fs0-1	FP saved registers	Callee			
f10-11	fa0-1	FP arguments/return values	Caller			
f12-17	fa2-7	FP arguments	Caller			
f18-27	fs2-11	FP saved registers	Callee			
f28-31	ft8-11	FP temporaries	Caller			

Floating Point Registers

Canaral Durages Degisters

```
RISC-V 32bit
                                    IN: libc setup tls
                                    0x0001079e: addi
                                          0001079e
                  TCG-IR
                                    mov_i32 tmp0,a5
                              8
                                     movi i32 tmp1, $0x20
Load data from
                             10
                                     add_i32 tmp0,tmp0,tmp1
architecture state a5 reg.
                             11
                                     mov i32 a5 ,tmp0
                  x86 64
                              6
                                          0001079e
                                            0x3c(%r14), %ebp
                                  movl
                                   addl
                              8
                                            $0x20, %ebp
                                            %ebp, 0x3c(%r14)
                              9
                                   movl
```

```
RISC-V 32bit
                                     IN: libc setup tls
                                                                   a5, a5, 32
                                     0x0001079e: addi
Load data from
                                           0001079e
                   TCG-IR
architecture state a5
                                      mov i32 tmp0,a5
                                      movi i32 tmp1,$0x20
  tmp0 = tmp0 + tmp1
                                      add_i32 tmp0,tmp0,tmp1
                               10
                                      mov i32 a5 ,tmp0
                               11
                    x86 64
                               6
                                           0001079e -
                                             0x3c(%r14), %ebp
                                    movl
                                    addl
                                             $0x20, %ebp
                                8
                                    movl
                                             %ebp, 0x3c(%r14)
                                9
```

```
RISC-V 32bit
                                         IN: libc setup tls
                                                                      a5,a5,32
                                         0x0001079e: addi
Load data from
architecture state a5
                                               0001079e
  tmp0 = tmp0 + tmp1 TCG-IR
                                          mov i32 tmp0, a5
   Store tmp0 back to
                                          movi i32 tmp1, $0x20
   architecture state a5 reg
                                  10
                                          add_i32 tmp0,tmp0,tmp1
                                  11
                                          mov i32 a5 ,tmp0
                        x86 64
                                   6
                                               0001079e -
                                        movl
                                                 0x3c(%r14), %ebp
                                   8
                                        addl
                                                 $0x20, %ebp
                                        movl
                                                 %ebp, 0x3c(%r14)
                                   9
```

```
RISC-V 32bit
                                      IN: libc setup tls
                                      0x00010798: lw
                                           00010798
                                6
                    TCG-IR
                                      mov i32 tmp0,a5
                                      qemu_ld_i32 tmp1,tmp0,leul,0
                                8
Load data from address
                                      mov i32 a4 ,tmp1
                                9
'tmp0' to tmp1
                                            00010798
                    x86 64
                                             0x3c(%r14) /*a5*/, %ebp /*tmp0*/
                                    mov1
                                            %gs:0(%ebp /*tmp0*/), %ebp /*tmp1*
                                    movl
                                             %ebp /*tmp1*/, 0x38(%r14) /*a4*/
                                    movl
```

Let's take a look at some examples: load

RISC-V 32bit IN: libc setup tls 0(a5) 0x00010798: lw 00010798 6 Load data from address TCG-IR mov i32 tmp0, a5 'tmp0' to tmp1 8 qemu ld i32 tmp1,tmp0,leul,0 Store tmp1 back to mov i32 a4 ,tmp1 9 archi. state a4 req 00010798 x86 64 mov1 0x3c(%r14) /*a5*/, %ebp /*tmp0*/ movl %gs:0(%ebp /*tmp0*/), %ebp /*tmp1*/ %ebp /*tmp1*/, 0x38(%r14) /*a4*/ movl


Let's take a look at some examples: Store

```
RISC-V 32bit
                            IN: sysmalloc
                                                             s3,1156(s2
                            0x0001c7fe: sw
          TCG-IR
                                0001c7fe
                           mov_i32 tmp0,s2
                           movi i32 tmp2, $0x484
                           add i32 tmp0, tmp0, tmp2
                       4
                           mov i32 tmp1,s3
                       6
                           qemu_st_i32 tmp1,tmp0,leul,0
Load s2 to tmp0
          x86 64
                            movl
                                     0x48(%r14)/*s2*/, %ebp /*tmp0*/
                            add1
                                     $0x484, %ebp/*tmp0*/
                            movl
                                     0x4c(%r14)/*s3*/, %ebx/*tmp1*/
                       4
                            movl
                                     %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

```
RISC-V 32bit
                                         IN: sysmalloc
                                         0x0001c7fe:
                       TCG-IR
                                             0001c7fe
                                        mov i32 tmp0,s2
                                        movi i32 tmp2,$0x484
Load s2 to tmp0
                                    4
                                        add_i32 tmp0,tmp0,tmp2
                                    5
                                        mov i32 tmp1,s3
  tmp0 = tmp0 + 1156(0x484)
                                        qemu_st_i32 tmp1,tmp0,leul,0
                       x86_64
                                         movl
                                                  0x48(%r14)/*s2*/, %ebp /*tmp0*/
                                         add1
                                                  $0x484, %ebp/*tmp0*/
                                         movl
                                                  0x4c(%r14)/*s3*/, %ebx/*tmp1*/
                                    4
                                         movl
                                                  %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

```
RISC-V 32bit
                                              IN: sysmalloc
                                                                             s3,1156(s2)
                                              0x0001c7fe:
                           TCG-IR
                                                 0001c7fe
Load s2 to tmp0
                                            mov i32 tmp0,s2
 tmp0 = tmp0 + 1156(0x484)
                                            movi i32 tmp2, $0x484
                                            add_i32 tmp0,tmp0,tmp2
            Load from s3 to tmp1
                                        5
                                            mov i32 tmp1,s3
                                             qemu_st_132 tmp1,tmp0,leul,0
                            x86 64
                                                      0x48(%r14)/*s2*/, %ebp /*tmp0*/
                                             movl
                                             addl
                                                      $0x484, %ebp/*tmp0*/
                                         3
                                             movl
                                                      0x4c(%r14)/*s3*/, %ebx/*tmp1*/
                                                      %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
                                             movl
                                         4
```

```
RISC-V 32bit
                                             IN: sysmalloc
                                             0x0001c7fe:
                                                                            s3,1156(s2)
                                                           SW
Load s2 to tmp0 TCG-IR
                                                0001c7fe
 tmp0 = tmp0 + 1156(0x484)
                                            mov i32 tmp0,s2
                                            movi i32 tmp2,$0x484
                                        4
                                            add i32 tmp0, tmp0, tmp2
     Store tmp1 to address tmp 0
                                        5
                                            mov i32 tmp1,s3
                                           qemu_st_i32 tmp1,tmp0,leul,0
                                        6
                            x86 64
                                                     0x48(%r14)/*s2*/, %ebp /*tmp0*/
                                            movl
                                            add1
                                                     $0x484, %ebp/*tmp0*/
                                            movl
                                                     0x4c(%r14)/*s3*/, %ebx/*tmp1*/
                                                     %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
                                            movl
                                        4
```



- Let's take a look at some examples: Branch
 - Direct Branch
 - Conditional Branchbegz rs, offset / bgt rs, rt, offset /
 - Unconditional Branchj offset / jal offset / call offset / ...
 - Indirect Branch
 - Switch/Case → Branch table
 - Indirect function call
 - Return Instructions (ret)

```
jr rs Jump register
jalr rs Jump and link register
ret Return from subroutine
```

Let's take a look at some examples: Direct Branch (Unconditional)

```
RISC-V 32bit
                       IN: _dl_aux_init
                       0x000229c6: lw
                                                  s9,4(a0)
                       0x000229ca: addi
                                                  s6, zero, 1
                       0x000229cc: j
                                                  -316
                                                                 # 0x22890
     TCG-IR
                       ---- 000229cc
                       goto tb $0x0
                       movi i32 pc, $0x22890
                       exit tb $0x55c9819eff40
      x86 64
                                                0x55c9819effec
                       0x55c9819effe7:
                                       jmp
                       0x55c9819effec: movl
                                                $0x22890, 0x180(%r14)
                       0x55c9819efff4:
                       0x55c9819efff7: leag
                                               -0xbe(%rip), %rax
                       0x55c9819efffe: jmp
                                                0x55c9819ef018
```

Let's take a look at some examples: Direct Branch (Unconditional)

RISC-V 32bit

```
1 IN: _dl_aux_init
2 0x000229c6: lw s9,4(a0)
3 0x000229ca: addi s6,zero,1
4 0x000229cc: j -316 # 0x22890
```

Remind: TCG-IR

Patch point for block chaining

```
x86_64
```

Let's take a look at some examples: Direct Branch (Unconditional)

RISC-V 32bit

```
IN: _dl_aux_init
0x000229c6: lw
                             s9,4(a0)
0x000229ca: addi
                             s6, zero, 1
0x000229cc: j
                                              # 0x22890
                             -316
```

TCG-IR

Synchronize program counter to architecture states

```
000229cc
goto tb $0x0
movi_i32 pc,$0x22890
exit tb $0x55c9819eff40
```

```
x86_64
```

```
0x55c9819effe7:
                 jmp
                          0x55c9819effec
                          $0x22890, 0x180(%r14)
0x55c9819effec:
                 movl
0x55c9819efff4:
0x55c9819efff7:
                          -0xbe(%rip), %rax
                 leag
0x55c9819efffe:
                 jmp
                          0x55c9819ef018
```

Let's take a look at some examples: Direct Branch (Unconditional)

RISC-V 32bit

```
1 IN: _dl_aux_init
2 0x000229c6: lw s9,4(a0)
3 0x000229ca: addi s6,zero,1
4 0x000229cc: j -316 # 0x22890
```

TCG-IR

Synchronize program counter Prepare return value

```
1 ---- 000229cc
2 goto_tb $0x0
3 movi_i32 pc,$0x22890
4 exit_tb $0x55c9819eff40
```

```
x86_64
```

```
1  0x55c9819effe7: jmp  0x55c9819effec
2  0x55c9819effec: movl  $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq  -0xbe(%rip), %rax
5  0x55c9819efffe: jmp  0x55c9819ef018
```

Let's take a look at some examples: Direct Branch (Unconditional)

RISC-V 32bit

```
TCG-IR
```

Synchronize program counter Prepare return value

Go back to QEMU to find next Translation Block x86 64

```
1 ---- 000229cc
2 goto_tb $0x0
3 movi_i32 pc,$0x22890
4 exit_tb $0x55c9819eff40
```

```
1  0x55c9819effe7: jmp  0x55c9819effec
2  0x55c9819effec: movl  $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq  -0xbe(%rip), %rax
5  0x55c9819efffe: jmp  0x55c9819ef018
```

Let's take a look at some examples: Direct Branch (Unconditional)

```
/* See if we can patch the calling TB. */

if (last_tb && !qemu_loglevel_mask(CPU_LOG_TB_NOCHAIN)) {

if (!(tb->cflags & CF_INVALID)) {

tb_add_jump(last_tb, tb_exit, tb);

}

TCG-IR 1 ---- 000229cc
```

Block Chaining:

Link the current TB to previous TB by patching the jump target address

x86_64

```
000229cc
goto tb $0x0
                                Remind: Patch point
movi i32 pc, $0x22890
exit tb $0x55c9819eff40
                          0x55c9819effec
0x55c9819effe7:
                 jmp
0x55c9819effec:
                 movl
                          $0x22890, 0x180(%r14)
0x55c9819efff4:
0x55c9819efff7:
                          -0xbe(%rip), %rax
                 leaq
0x55c9819efffe:
                 jmp
                          0x55c9819ef018
```

Let's take a look at some examples: Direct Branch (Conditional)

```
0001079a
---- 0001079a
                                                                         movl
                                                                                 0x38(%r14), %ebp
mov i32 tmp0, a4
                                                                                 0x30(%r14), %ebx
                                                                         movl
mov i32 tmp1,a2
                                                                                 %ebx, %ebp
                                                                         cmpl
brcond i32 tmp0, tmp1, eq, $L1 // If equal, goto L1
                                                                         je
                                                                                 L1
                                                                         nop
    goto tb $0x1 // Patch point
                                                                         imp
                                                                                 0x5578dbc767ec // Patch Point
    movi_i32 pc,$0x1079e // Save PC back to CPUState
                                                                         0x5578dbc767ec: mov1
                                                                                               $0x1079e, 0x180(%r14)
    exit tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
                                                                                       lead
                                                                                               -0xbd(%rip), %rax
                                                                                               0x5578dbc71018
                                                                                       jmp
set label $L1
                                                                     L1:
    goto tb $0x0 // Patch point
                                                                                 0x5578dbc76808 // Patch Point
                                                                         imp
    movi i32 pc, $0x1089e // Save PC back to CPUState
                                                                         0x5578dbc76808: movl $0x1089e, 0x180(%r14)
    exit tb $0x5578dbc76740 // Return to gemu to find TAKEN
                                                                                        leag
                                                                                               -0xda(%rip), %rax
                                                                                                0x5578dbc71018 // OEUM8
                                                                                        jmp
```

• Let's take a look at some examples: Direct Branch (Conditional)

```
mov_i32 tmp0,a4
mov_i32 tmp1,a2

brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
  goto_tb $0x1 // Patch point
  movi_i32 pc,$0x1079e // Save PC back to CPUState
  exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN

set_label $L1
  goto_tb $0x0 // Patch point
  movi_i32 pc,$0x1089e // Save PC back to CPUState
  exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
--- 0001079a
            0x38(%r14), %ebp
    movl
            0x30(%r14), %ebx
    movl
            %ebx, %ebp
    cmpl
   je
            L1
    nop
   imp
            0x5578dbc767ec // Patch Point
   0x5578dbc767ec: mov1
                           $0x1079e, 0x180(%r14)
                           -0xbd(%rip), %rax
                   lead
                           0x5578dbc71018
                   jmp
L1:
            0x5578dbc76808 // Patch Point
    imp
   0x5578dbc76808: movl $0x1089e, 0x180(%r14)
                    leaq -0xda(%rip), %rax
                            0x5578dbc71018 // OEUM9
                    jmp
```

• Let's take a look at some examples: Direct Branch (Conditional)

```
0001079a
---- 0001079a
                                                                         movl
                                                                                 0x38(%r14), %ebp
mov i32 tmp0, a4
                                                                                 0x30(%r14), %ebx
                                                                         movl
mov i32 tmp1,a2
                                                                                %ebx, %ebp
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
                                                                         je
                                                                                 L1
                                                                         nop
    goto tb $0x1 // Patch point
                                                                                                // Patch Point
                                                                                 0x5578dbc767ec
    movi i32 pc, $0x1079e // Save PC back to CPUState
                                                                         0x5578dbc767ec: mov1
                                                                                               $0x1079e, 0x180(%r14)
    exit tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
                                                                                       lead
                                                                                               -0xbd(%rip), %rax
                                                                                               0x5578dbc71018
                                                                                       jmp
set label $L1
    goto tb $0x0 // Patch point
                                                                                 0x5578dbc76808 // Patch Point
    movi i32 pc, $0x1089e // Save PC back to CPUState
                                                                         0x5578dbc76808: movl $0x1089e, 0x180(%r14)
    exit tb $0x5578dbc76740 // Return to gemu to find TAKEN
                                                                                        leag
                                                                                               -0xda(%rip), %rax
                                                                                                0x5578dbc71018 // QEUMO
                                                                                        jmp
```

• Let's take a look at some examples: Direct Branch (Conditional)

If the block is chained by QEMU, jump to target translation block

```
0001079a
---- 0001079a
                                                                          movl
                                                                                  0x38(%r14), %ebp
mov i32 tmp0, a4
                                                                                  0x30(%r14), %ebx
                                                                          movl
mov i32 tmp1,a2
                                                                                  %ebx, %ebp
                                                                          cmpl
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
                                                                          je
                                                                                  L1
   goto_tb $0x1 // Patch point
                                                                          jmp
                                                                                  0x5578dbc767ec
                                                                                                  // Patch Point
    movi i32 pc, $0x1079e // Save PC back to CPUState
                                                                          0x5578dbc767ec: mov1
                                                                                                $0x1079e, 0x180(%r14)
    exit tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
                                                                                        lead
                                                                                                -0xbd(%rip), %rax
                                                                                                0x5578dbc71018
                                                                                        jmp
set label $L1
                                                                      L1:
    goto tb $0x0 // Patch point
                                                                                  0x5578dbc76808 // Patch Point
                                                                          imp
    movi i32 pc, $0x1089e // Save PC back to CPUState
                                                                          0x5578dbc76808:
                                                                                         movl
                                                                                                 $0x1089e, 0x180(%r14)
    exit tb $0x5578dbc76740 // Return to gemu to find TAKEN
                                                                                         leag
                                                                                                 -0xda(%rip), %rax
                                                                                                 0x5578dbc71018 // OEUM1
                                                                                         jmp
```

Let's take a look at some examples: Direct Branch (Conditional)

```
IN: __libc_setup_tls
0x00010798: lw
a4,0(a5)
0x0001079a: beq
a4,a2,260 # 0x1089e


Block
```

```
0001079a
---- 0001079a
                                                                          movl
                                                                                  0x38(%r14), %ebp
mov i32 tmp0, a4
                                                                                  0x30(%r14), %ebx
                                                                          movl
mov i32 tmp1,a2
                                                                                  %ebx, %ebp
                                                                          cmpl
brcond i32 tmp0, tmp1, eq, $L1 // If equal, goto L1
                                                                          je
                                                                                  L1
                                                                          nop
    goto tb $0x1 // Patch point
                                                                                                 // Patch Point
                                                                          imp
                                                                                  0x5578dbc767ec
    movi_i32 pc,$0x1079e // Save PC back to CPUState
                                                                          0x5578dbc767ec: movl
                                                                                                $0x1079e, 0x180(%r14)
    exit tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
                                                                                        lead
                                                                                                -0xbd(%rip), %rax
                                                                                        jmp
                                                                                                0x5578dbc71018
set label $L1
                                                                       L1:
    goto tb $0x0 // Patch point
                                                                                  0x5578dbc76808 // Patch Point
                                                                          imp
    movi i32 pc, $0x1089e // Save PC back to CPUState
                                                                          0x5578dbc76808: mov1
                                                                                                 $0x1089e, 0x180(%r14)
    exit tb $0x5578dbc76740 // Return to gemu to find TAKEN
                                                                                         leag
                                                                                                 -0xda(%rip), %rax
                                                                                                 0x5578dbc71018 // OEUM2
                                                                                         jmp
```

Let's take a look at some examples: Indirect Branch - return instruction

```
0x000103b4: lw
                                                   s0,28(sp)
RISC-V 32bit
                       0x000103b6: addi
                                                   sp, sp, 32
                       0x000103b8: ret
                  14
                       ---- 000103b8
      TCG-IR
                       mov_i32 pc,ra // Move ra to program counter
                       movi i32 tmp1, $0xffffffffffffff // create mask
                  16
                       and i32 pc,pc,tmp1 // Filter
                  17
                       exit tb $0x0 // Go back to OEMU
                  18
                      ---- 000103b8
      x86 64
                      movl 4(%r14)/*ra*/, %ebp
                      andl $0xffffffffffffffe, %ebp /*tmp1*/
                      movl %ebp, 0x180(%r14)/*pc*/
                      jmp 0x55555b8d016
                      // Jump back to gemu, and clear %eax register (ret=0)
```

Let's take a look at some examples: Indirect Branch - return instruction



Let's take a look at some examples: Indirect Branch - return instruction

```
0x000103b4: lw
                                                                 s0,28(sp)
             RISC-V 32bit
                                    0x000103b6: addi
                                                                 sp, sp, 32
                                     0x000103b8: ret
                               14
                                     ---- 000103b8
                   TCG-IR
                               15
                                    mov_i32 pc,ra // Move ra to program counter
Go back to QEMU to find
                                    movi i32 tmp1,$0xffffffffffffe
                               16
                                                                      // create mask
                               17
                                    and i32 pc,pc,tmp1 // Filter
next Translation Block in
                                     exit tb $0x0 // Go back to QEMU
                               18
Program Counter
                                    ---- 000103b8
                   x86 64
                                            4(%r14)/*ra*/, %ebp
                                    movl
                                    andl $0xffffffffffffffe, %ebp /*tmp1*/
                                    movl
                                            %ebp, 0x180(%r14)/*pc*/
                                            0x555555b8d016
                                    jmp
                                    // Jump back to qemu, and clear %eax register (ret=0)
```

- helper function call
 - QEMU provides a 'hook' for developers to write emulation behavior in C language. Commonly used in:
 - Emulate hardware not supported in host machine
 - e.g. Hardware FP, SIMD, AES, etc.
 - Dynamic Instrumentation
 - Collect runtime information from source program to analyze program's behavior
 (e.g. Dynamic call graph / control flow graph)

helper function call - example

o x86 binary

```
movq %r14, %rdi
movq %rbx, %rsi
movq %r12, %rdx
callq 0x55e86662b7fd
movq %rax, 0xf8(%r14)
```

call helper_function

return result (%rax) to 'fa5'

helper - Emulate IEEE 754 floating point add with double precision

```
/* Canonicalize EXP and FRAC, setting CLS. */
        uint64 t helper fadd d(CPURISCVState *env, uint64 t frs1, uint64 t frs2
250
                                                                                                                   static FloatParts canonicalize(FloatParts part, const FloatFmt *parm,
                                                                                                                                           float status *status)
251
252
              return float64 add(frs1, frs2, &env->fp status);
                                                                                                                      if (part.exp == parm->exp max) {
                                                                                                                         if (part.frac == 0) {
253
                                                                                                                            part.cls = float class inf;
                                                                                                                         } else {
                                                                                                                   #ifdef NO SIGNALING NANS
                                                                                                                            part.cls = float class gnan:
                                                                                                                   #else
                                                                                                                            int64 t msb = part.frac << (parm->frac shift + 2);
                                                                                                                            if ((msb < 0) == status->snan_bit_is_one) {
751
        float64 attribute ((flatten)) float64 add(float64 a, float64 b,
                                                                                                                               part.cls = float class snan;
                                                                                                                            } else {
                                                                      float status *status)
                                                                                                             340
                                                                                                                               part.cls = float class gnan:
753
                                                                                                             341
                                                                                                                   #endif
              FloatParts pa = float64 unpack canonical(a, status);
754
                                                                                                                      } else if (part.exp == 0) {
              FloatParts pb = float64 unpack canonical(b, status);
                                                                                                                         if (likely(part.frac == 0)) {
                                                                                                                            part.cls = float class zero;
              FloatParts pr = addsub floats(pa, pb, false, status);
756
                                                                                                                         } else if (status->flush_inputs_to_zero) {
                                                                                                                            float raise(float flag input denormal, status):
757
                                                                                                                            part.cls = float class zero:
              return float64_round_pack_canonical(pr, status);
758
                                                                                                                            part.frac = 0;
                                                                                                                         } else {
759
                                                                                                                            int shift = clz64(part.frac) - 1;
                                                                                                                            part.cls = float class normal:
                                                                                                                            part.exp = parm->frac shift - parm->exp bias - shift + 1:
                                                                                                                            part.frac <<= shift:
                                                                                                                      } else {
        static FloatParts float64_unpack_canonical(float64 f, float_status *s)
531
                                                                                                                         part.cls = float class normal;
                                                                                                                         part.exp -= parm->exp bias;
532
                                                                                                                         part.frac = DECOMPOSED IMPLICIT BIT + (part.frac << parm->frac shift)
533
              return canonicalize(float64 unpack raw(f), &float64 params, s);
                                                                                                                      return part:
534
```

• Prologue, epilogue - The entry point for each Translation Block

```
IN: libc setup tls
          0x00010798: lw
                                          a4,0(a5)
          0x0001079a: beq
                                          a4,a2,260
                                                            # 0x1089e
      ---- 0001079a
      mov i32 tmp0, a4
      mov i32 tmp1, a2
13
      brcond i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
14
15
          goto_tb $0x1 // Patch point
          movi i32 pc,$0x1079e // Save PC back to CPUState
16
          exit tb $0x5578dbc76741 // Return to OEMU to find NON-TAKEN
18
      set label $L1
19
20
          goto_tb $0x0 // Patch point
          movi i32 pc,$0x1089e // Save PC back to CPUState
          exit_tb $0x5578dbc76740 // Return to gemu to find TAKEN
```

- Prologue, epilogue
 - Decide whether current TB can be executed

```
IN: libc setup tls
          0x00010798: lw
                                           a4,0(a5)
          0x0001079a: bea
                                           a4,a2,260
                                                            # 0x1089e
      ---- 0001079a
      mov i32 tmp0, a4
12
      mov i32 tmp1, a2
13
      brcond i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
14
15
          goto_tb $0x1 // Patch point
          movi i32 pc.$0x1079e // Save PC back to CPUState
16
17
          exit tb $0x5578dbc76741 // Return to OEMU to find NON-TAKEN
18
      set label $L1
19
20
          goto_tb $0x0 // Patch point
          movi i32 pc,$0x1089e // Save PC back to CPUState
          exit_tb $0x5578dbc76740 // Return to gemu to find TAKEN
```

```
OP:
      ld i32 tmp0,env,$0xffffffffffffec
      movi i32 tmp1, $0x0
      brcond i32 tmp0, tmp1, lt, $L0
      ---- 00010798
      mov i32 tmp0.a5
      qemu ld i32 tmp1,tmp0,leul 0
      mov i32 a4 ,tmp1
10
11
      ---- 0001079a
      mov i32 tmp0,a4
      mov_i32 tmp1,a2
13
      brcond i32 tmp0, tmp1 eq,$L1 // If equal, goto L1
14
          goto tb $0x1 // Patch point
15
          movi i32 pc, $0 1079e // Save PC back to CPUState
16
          exit tb $0x55 8dbc76741 // Return to QEMU to find NON-TAKEN
17
18
      set label $L1
19
          goto_tb $0x3 // Patch point
          movi i32 pd, $0x1089e // Save PC back to CPUState
22
          exit tb $578dbc76740 // Return to gemu to find TAKEN
              Exit
24
          // If interrupt happends, jump
25
          set_label $L0
26
          exit tb $0x5578dbc76743
27
```

Prologue, epilogue

```
# 0x1089e

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        61
```

x86_64 code execution

• Entry point - qemu-riscv/accel/tcg/cpu-exec.c

```
tcg_qemu_tb_exec: A pointer targeting
    to the head of translation block

cpu->can_do_io = !use_icount;

ret = tcg_qemu_tb_exec(env, tb_ptr);

cpu->can_do_io = 1;

last_tb = (TranslationBlock *)(ret & ~TB_EXIT_MASK);

tb_exit = ret & TB_EXIT_MASK;
```

x86 64 code execution

Entry point - qemu-riscv/accel/tcg/cpu-exec.c

```
cpu->can do io = !use icount;
168
      ret = tcg_qemu_tb_exec(env, tb_ptr);
169
      cpu->can do io = 1/3
170
       last tb = (TrapslationBlock *)(ret & ~TB EXIT MASK);
171
       tb exit = ret & TB EXIT MASK;
172
        %rdx,%rsi
mov
                          Put env to %rdi, tb ptr to %rsi
        %rax,%rdi
mov
        *%rcx
calla
```

x86_64 code execution

• Entry point - qemu-riscv/accel/tcg/cpu-exec.c

```
Move %rdi to %r14, and jump %rsi
        cpu->can_do_io = !use_icount;
168
        ret = tcg_qemu_tb_exec(env, tb_ptr);
169
        cpu->can do io = 1;
170
        last tb = (Trapslati
171
                                        0x555555b8d000 push
                                                          %rbp
                                        0x555555b8d001 push
                                                          %rbx
        tb exit = ret & TB
172
                                        0x555555b8d002 push
                                                          %r12
                                        0x555555b8d004 push
                                                          %r13
                                    5
                                        0x555555b8d006 push
                                                          %r14
         %rdx,%rsi
mov
                                    6
                                        0x555555b8d008_push
                                                          %n15
                                        0x555555b8d00a mov
                                                          %rdi,%r14
         %rax,%rdi
mov
                                                          $8xfffffffffffb78,%rsp
                                        0x555555b8d00d add
                                    9
                                        0x555555b8d014 jmpq
                                                          *%rsi
          *%rcx
callq
```

```
-0x14(%r14)
                                %ebp
         movl
                   жерр, жерр
жерр
          testi
         il
                   L0
        -- 00010798
         movl
                   0x3c(%r14), %ebp
                   %gs:0(%ebp), %ebp
         movl
                   %ebp, 0x38(%r14)
9
         movl
10
         - 0001079a
12
         movl
                   0x38(%r14), %ebp
13
         movl
                   0x30(%r14), %ebx
                  %ebx, %ebp
         cmpl
14
15
         je
                   L1
16
         nop
                   0x5578dbc767ec
                                   // Patch Point
         jmp
         0x5578dbc767ec: mov1
                                   $0x1079e, 0x180(%r14)
18
19
                          leag
                                   -0xbd(%rip), %rax
                                   0x5578dbc71018
                          jmp
21
22
     L1:
         imp
                   0x5578dbc76808 // Patch Point
24
         0x5578dbc76808:
                           movl
                                    $0x1089e, 0x180(%r14)
                                    -0xda(%rip), %rax
25
                           leag
                                    0x5578dbc71018 // QEUM
26
                           imp
27
     LO:
28
29
         leag
                   -0xe3(%rip), %rax
30
                   0x5578dbc71018 // OEMU
         jmp
```

g/cpu-exec.c

Move %rdi to %r14, and jump %rsi

```
xeq(env, tb_ptr);
```

```
0x555555b8d000 push
                           %rbp
    0x555555b8d001 push
                           %rbx
3
    0x555555b8d002 push
                           %r12
4
    0x555555b8d004 push
                           %r13
5
    0x555555b8d006 push
                           %r14
6
    0x155555b8d008 push
                           %r15
    0x555555b8d00a mov
                           %rdi,%r14
                           #0xfffffffffffb78,%rsp
    0x555555b8d00d<del>add</del>
8
9
    0x555555b8doi4 jmpq
                           *%rsi
```

```
16
                                                        nop
                                                        jmp
                                                                0x5578dbc767ec
                                                                               // Patch Point
                                                17
                                                        0x5578dbc767ec: movl
                                                                               $0x1079e, 0x180(%r14)
     0x555555b8d016 xor
                                                18
                             %eax,%eax
                                                                      leaq
                                                                               -0xbd(%rip), %rax
     0x555555b8d018 add
                             $0x488,%rsp
                                                                               0x5578dbc71018
                                                                      jmp
     0x55555b8d01f vzeroupper
4
     0x555555b8d022 pop
                             %r15
                                                22
     0x555555b8d024 pop
                             %r14
                                                23
                                                                0x5578dbc76808 // Patch Point
     0x555555b8d026 pop
                             %r13
                                                24
                                                        0x5578dbc76808: mov1
                                                                               $0x1089e 0x180(%r14)
     0x555555b8d028 pop
                             %r12
                                                25
                                                                        leaq
                                                                                -0xda(%rip), %rax
     0x555555b8d02a pop
                             %rbx
                                                26
                                                                        jmp
                                                                                0x5578dbc71018 // QEUM
     0x555555h8d02h non %rbp
                                                27
                                                28
                                                    L0:
     0x555555b8d02c retq
10
                                                29
                                                        leag
                                                                -0xe3(%rip), %rax
                                                30
                                                        jmp
                                                                0x5578dbc71018 // OEMU
```

```
Exit code cache and go back to QEMU

cpu > can_do_io = !use_icount;

ret = tcg_qemu_tb_exec(env, tb_ptr);

cpu->can_do_io = 1;

last_tb = (TranslationBlock *)(ret & ~TB_EXIT_MASK);

tb_exit = ret & TB_EXIT_MASK;
```

```
nop
                                                  imp
                                                         0x5578dbc767ec
                                                                        // Patch Point
                                           17
                                           18
                                                  0x5578dbc767ec: movl
                                                                      $0x1079e, 0x180(%r14)
    0x555555b8d016 xor
                          %eax, %eax
                                                                       -0xbd(%rip) %rax
                                           19
                                                               leaq
     0x555555b8d018 add
                          $0x488,%rsp
                                                                       0x5578dbc71018
                                           20
                                                               jmp
    0x55555b8d01f vzeroupper
4
    0x555555b8d022 pop
                          %r15
                                               L1:
    0x555555b8d024 pop
                          %r14
                                           23
                                                  imp
                                                         0x5578dbc76808 // Patch Point
     0x555555b8d026 pop
                          %r13
                                           24
                                                  0x5578dbc76808: __mov1
                                                                       $0x1089e 0x180(%r14)
    0x555555b8d028 pop
                          %r12
                                                                       -0xda(%rip), %rax
                                           25
                                                                lead
    0x555555b8d02a pop
                          %rbx
                                                                       0x5578dbc71018 // QEUM
                                           26
                                                                jmp
                                           27
    0x555555b8d02b pop
                          %rbp
                                           28
                                               L0:
10
    0x555555b8d02c retq
                                           29
                                                  lead
                                                         -0xe3(%rip), %rax
                                           30
                                                  jmp
                                                         0x5578dbc71018 // OEMU
                       Return the value to ret, record last TB we just execute.
      168
               cpu->can do io = !use icount;
               ret = tcg qemu tb exec(env, tb ptr);
      169
      170
               cpu->can do io = 1;
               last_tb = (TranslationBlock *)
                                                          (ret & ~TB_EXIT_MASK);
      171
      172
               tb exit = ret &
                                     TB EXIT MASK;
```

16

Reference

- Qemu JIT Code Generator and System Emulation
- QEMU Binary Translation
- QEMU TCG Frontend Ops
- RISC-V Insturction Set Manual
- Doraemon's Notes: QEMU Backend
 - Written in Mandarin Chinese