


from Binary to Binary: How Qemu Works

魏禎 (@_zhenwei_) <zhenwei.tw@gmail.com>
林致民 (Doraemon) <r06944005@csie.ntu.edu.tw>

August 11, 2018 / COSCUP 2018

Who are we?

- 林致民 (Doraemon)
 - Master Student @ NTU Compiler Optimization and Virtualization Lab
 - Interested in compiler optimization and system performance
- 魏禎 (@_zhenwei_)
 - From Tainan, Taiwan
 - Master student @ NTU
 - Interested in Computer Architecture, Virtual Machine and Compiler stuff



Outline

- Introduction of Qemu
- Guest binary to TCG-IR translation
- **Block Chaining !**
- TCG-IR to x86_64 translation
- Do not cover ...
 - Full system emulation
 - Interrupt handling
 - Multi-thread implementation
 - Optimization ...

What is Qemu

- Created by Fabrice Bellard in 2003
- Features
 - Just-in-time (JIT) compilation support to achieve high performance
 - Cross-platform (most UNIX-like system and MS-Windows)
 - Lots of target hosts and targets support (full system emulation)
 - x86, aarch32, aarch64, mips, sparc, risc-v
 - User mode emulation: Qemu can run applications compiled for another CPU (same OS)
- More excellent slides !
 - [Qemu JIT Code Generator and System Emulation](#)
 - [QEMU - Binary Translation](#)




Environment

- Guest (target) machine: RISC-V
- Host machine: Intel x86_64
- Tools
 - Qemu 1.12.0 <https://www.qemu.org>
 - RISC-V GNU Toolchain <https://github.com/riscv/riscv-gnu-toolchain.git>




Translation Block (tb)

- Definition of translation block (tb)
 - Encounter the branch (modify PC)
 - Encounter the system call
 - Reach the page boundary





Dynamic Binary Translation

- Translate guest ISA instruction to Host ISA instruction (runtime)
- After the translation block is executed, the control come back to the Qemu




Dynamic Binary Translation

- Block Chaining - avoid the “context switching” overhead



Tiny Code Generator (TCG)




724 lines (476 sloc) | 21.4 KB


```
1 Tiny Code Generator - Fabrice Bellard.
2
3 1) Introduction
4
5 TCG (Tiny Code Generator) began as a generic backend for a C
6 compiler. It was simplified to be used in QEMU. It also has its roots
7 in the QOP code generator written by Paul Brook.
8
9 2) Definitions
10
11 TCG receives RISC-like "TCG ops" and performs some optimizations on them,
12 including liveness analysis and trivial constant expression
13 evaluation. TCG ops are then implemented in the host CPU back end,
14 also known as the TCG "target".
15
16 The TCG "target" is the architecture for which we generate the
17 code. It is of course not the same as the "target" of QEMU which is
18 the emulated architecture. As TCG started as a generic C backend used
19 for cross compiling, it is assumed that the TCG target is different
20 from the host, although it is never the case for QEMU.
21
22 In this document, we use "guest" to specify what architecture we are
23 emulating; "target" always means the TCG target, the machine on which
24 we are running QEMU.
25
```

It is referenced from [tcg/README](#)

Qemu Execution Flow



Qemu Execution Flow



Data structures would be used later ...

```
1 struct TCGContext {
2     uint8_t *pool_cur, *pool_end;
3     TCGPool *pool_first, *pool_current, *pool_first_large;
4
5     /* goto_tb support */
6     tcg_insn_unit *code_buf;
7     uint16_t *tb_jmp_reset_offset;
8     uintptr_t *tb_jmp_insn_offset;
9     uintptr_t *tb_jmp_target_addr;
10
11     tcg_insn_unit *code_ptr;
12
13     /* Code generation. */
14     void *code_gen_prologue;
15     void *code_gen_epilogue;
16     void *code_gen_buffer;
17     size_t code_gen_buffer_size;
18     void *code_gen_ptr;
19     void *data_gen_ptr;
20
21     /* Threshold to flush the translated code buffer. */
22     void *code_gen_highwater;
23
24     QTAILQ_HEAD(TCGOpHead, TCGOp) ops, free_ops;
25 }
```

TCGContext

```
1 struct TranslationBlock {
2     target_ulong pc;
3     target_ulong cs_base;
4     uint32_t flags;
5     uint16_t size;
6     uint16_t icount;
7     uint32_t cflags;
8     struct tb_tc tc;
9
10     struct TranslationBlock *orig_tb;
11     struct TranslationBlock *page_next[2];
12     tb_page_addr_t page_addr[2];
13
14     uint16_t jmp_reset_offset[2];
15     uintptr_t jmp_target_arg[2];
16
17     uintptr_t jmp_list_next[2];
18     uintptr_t jmp_list_first;
19 };
```

TranslationBlock

```
1 typedef struct DisasContext {
2     struct TranslationBlock *tb;
3     target_ulong pc;
4     target_ulong next_pc;
5     uint32_t opcode;
6     uint32_t flags;
7     uint32_t mem_idx;
8     int singlestep_enabled;
9     int bstate;
10 } DisasContext;
```

DisasContext

```
1 typedef struct CPURISCVState CPURISCVState;
2
3 struct CPURISCVState {
4     target_ulong gpr[32];
5     uint64_t fpr[32];
6     target_ulong pc;
7
8     /* ..... */
9 };
```

CPURISCVState¹²

The main loop

cpu_exec() @ accel/tcg/cpu-exec.c

- *tb_find()*
 - Find the desired translation block by pc value
- *cpu_loop_exec_tb()*
 - Execute the native code in the translation block

```
1  /* main execution loop */
2  int cpu_exec(CPUState *cpu)
3  {
4      CPUClass *cc = CPU_GET_CLASS(cpu);
5
6      cc->cpu_exec_enter(cpu);
7
8      /* if an exception is pending, we execute it here */
9      while (!cpu_handle_exception(cpu, &ret)) {
10         TranslationBlock *last_tb = NULL;
11         int tb_exit = 0;
12
13         while (!cpu_handle_interrupt(cpu, &last_tb)) {
14             uint32_t cflags = cpu->cflags_next_tb;
15             TranslationBlock *tb;
16
17             tb = tb_find(cpu, last_tb, tb_exit, cflags);
18             cpu_loop_exec_tb(cpu, tb, &last_tb, &tb_exit);
19         }
20     }
21     cc->cpu_exec_exit(cpu);
22 }
```

Find the desired Translation Block or create one

tb_find() @ accel/tcg/cpu-exec.c

- *tb_lookup__cpu_state()*
 - Find the specific tb (Translation Block) by pc value
- *tb_gen_code()*
 - If the desired tb hasn't been generated yet, we just create one
- *tb_add_jump()*
 - The block chaining patch point!
 - We will talk about it later ...

```
1  static inline TranslationBlock *tb_find(CPUState *cpu,
2                                          TranslationBlock *last_tb,
3                                          int tb_exit, uint32_t cf_mask)
4  {
5      TranslationBlock *tb;
6
7      tb = tb_lookup__cpu_state(cpu, &pc, &cs_base, &flags, cf_mask);
8      if (tb == NULL) {
9          if (likely(tb == NULL)) {
10             /* if no translated code available, then translate it now */
11             tb = tb_gen_code(cpu, pc, cs_base, flags, cf_mask);
12         }
13     }
14
15     /* See if we can patch the calling TB. */
16     if (last_tb && !qemu_loglevel_mask(CPU_LOG_TB_NOCHAIN)) {
17         if (!(tb->cflags & CF_INVALID)) {
18             tb_add_jump(last_tb, tb_exit, tb);
19         }
20     }
21     return tb;
22 }
```

The Translation Block Finding Algorithm

tb_lookup__cpu_state() @
include/exec/tb-lookup.h

- *tb_jmp_cache_hash_func()*
 - A level-1 lookup cache is implemented (fast path)
- *tb_htable_lookup()*
 - A traditional hash table is used to find the specific tb by hash value (slow path)
 - Update the level-1 lookup cache if found it


```
1 static inline TranslationBlock *
2 tb_lookup__cpu_state(CPUState *cpu, target_ulong *pc, target_ulong *cs_base,
3                      uint32_t *flags, uint32_t cf_mask)
4 {
5     CPUArchState *env = (CPUArchState *)cpu->env_ptr;
6     TranslationBlock *tb;
7     uint32_t hash;
8
9     hash = tb_jmp_cache_hash_func(*pc);
10    tb = atomic_rcu_read(&cpu->tb_jmp_cache[hash]);
11    if (likely(tb) {
12        return tb;
13    }
14    tb = tb_htable_lookup(cpu, *pc, *cs_base, *flags, cf_mask);
15    if (tb == NULL) {
16        return NULL;
17    }
18    atomic_set(&cpu->tb_jmp_cache[hash], tb);
19    return tb;
20 }
```


The Translation Block Finding Algorithm

1 0x16290: hit 90434 miss 1
2 0x1bc80: hit 0 miss 1
3 0x1bc94: hit 0 miss 1
4 0x21b70: hit 0 miss 1
5 0x21b72: hit 0 miss 1
6 0x21b7e: hit 90434 miss 1
7 0x1bc9c: hit 90434 miss 1
8 0x1a88e: hit 1 miss 1
9 0x1bcaa: hit 90434 miss 1
10 0x1bcde: hit 0 miss 1
11 0x162a6: hit 90434 miss 1

Some tbs would
be executed
many times
throughout the
program

	bzip2	mcf
# of tb executed	32877233	8125325
tb-cache miss ratio	0.01 %	2.10 %



Start to generate the Translation Block

tb_gen_code() @ accel/tcg/translate-all.c

- *tb_alloc()*
 - This function would allocate the space from the Code Cache in TCGContext
 - If the Code Cache is full, just flush it !
- *gen_intermediate_code()*
 - We will get the TCG-IR produced in this function, which is stored in the TCGContext
- *tcg_gen_code()*
 - Generate the host machine code according to the TCG-IR, and it would be stored in the tb

```
1  TranslationBlock *tb_gen_code(CPUState *cpu,  
2                                target_ulong pc, target_ulong cs_base,  
3                                uint32_t flags, int cflags)  
4  {  
5      tb = tb_alloc(pc);  
6      if (unlikely(!tb)) {  
7          tb_flush(cpu);  
8          cpu_loop_exit(cpu);  
9      }  
10  
11     gen_intermediate_code(cpu, tb);  
12     gen_code_size = tcg_gen_code(tcg_ctx, tb);  
13     return tb;  
14 }
```

Generate the TCG-IR first !

gen_intermediate_code() @
target/riscv/translate.c

- The while loop would decode each instruction in the guest binary until encounter the branch or reach the tb size
- *decode_opc()*
 - Decode the instruction in binary form

```
1 void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)
2 {
3     CPURISCVState *env = cs->env_ptr;
4     DisasContext ctx;
5
6     while (ctx.bstate == BS_NONE) {
7         num_insns++;
8
9         ctx.opcode = cpu_ldl_code(env, ctx.pc);
10        decode_opc(env, &ctx);
11        ctx.pc = ctx.next_pc;
12
13        if (num_insns >= max_insns) {
14            break;
15        }
16    }
17
18    switch (ctx.bstate) {
19    case BS_STOP:
20        gen_goto_tb(&ctx, 0, ctx.pc);
21        break;
22    case BS_NONE: /* handle end of page - DO NOT CHAIN. See gen_goto_tb. */
23        tcg_gen_movi_tl(cpu_pc, ctx.pc);
24        tcg_gen_exit_tb(0);
25        break;
26    case BS_BRANCH: /* ops using BS_BRANCH generate own exit seq */
27    default:
28        break;
29    }
30 }
```

Decode the instruction in guest binary

decode_RV32_64G() @
target/riscv/translate.c

```

1 static void decode_RV32_64G(CPURISCVState *env, DisasContext *ctx)
2 {
3     uint32_t op = MASK_OP_MAJOR(ctx->opcode);
4     int rs1 = GET_RS1(ctx->opcode);
5     int rs2 = GET_RS2(ctx->opcode);
6     int rd = GET_RD(ctx->opcode);
7     target_long imm = GET_IMM(ctx->opcode);
8
9     switch (op) {
10     case OPC_RISC_JAL:
11         imm = GET_JAL_IMM(ctx->opcode);
12         gen_jal(env, ctx, rd, imm);
13         break;
14     case OPC_RISC_BRANCH:
15         gen_branch(env, ctx, MASK_OP_BRANCH(ctx->opcode), rs1, rs2,
16                     GET_B_IMM(ctx->opcode));
17         break;
18     case OPC_RISC_LOAD:
19         gen_load(ctx, MASK_OP_LOAD(ctx->opcode), rd, rs1, imm);
20         break;
21     case OPC_RISC_ARITH:
22         if (rd == 0) {
23             break; /* NOP */
24         }
25         gen_arith(ctx, MASK_OP_ARITH(ctx->opcode), rd, rs1, rs2);
26         break;
27     default:
28         gen_exception_illegal(ctx);
29         break;
30     }
31 }

```

31	27	26	25	24	20	19	15	14	12	11	7	6	0			
funct7				rs2		rs1		funct3		rd		opcode		R-type		
imm[11:0]						rs1		funct3		rd		opcode		I-type		
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type		
imm[12:10:5]				rs2		rs1		funct3		imm[4:1:11]		opcode		B-type		
				imm[31:12]						rd		opcode		U-type		
				imm[20:10:11:19:12]						rd		opcode		J-type		

RV32I Base Instruction Set													
imm[31:12]				rd		0110111		LUI					
imm[31:12]				rd		0010011		AUIPC					
imm[20:10:11:19:12]				rd		1101111		JAL					
imm[11:0]				rs1		000		rd		1100111		JALR	
imm[12:10:5]				rs2		rs1		000		imm[4:1:11]		1100011	
imm[12:10:5]				rs2		rs1		001		imm[4:1:11]		1100011	
imm[12:10:5]				rs2		rs1		100		imm[4:1:11]		1100011	
imm[12:10:5]				rs2		rs1		101		imm[4:1:11]		1100011	
imm[12:10:5]				rs2		rs1		110		imm[4:1:11]		1100011	
imm[12:10:5]				rs2		rs1		111		imm[4:1:11]		1100011	
imm[11:0]				rs1		000		rd		0000011		LB	
imm[11:0]				rs1		001		rd		0000011		LH	
imm[11:0]				rs1		010		rd		0000011		LW	
imm[11:0]				rs1		100		rd		0000011		LBU	
imm[11:0]				rs1		101		rd		0000011		LHU	
imm[11:5]				rs2		rs1		000		imm[4:0]		0100011	
imm[11:5]				rs2		rs1		001		imm[4:0]		0100011	
imm[11:5]				rs2		rs1		010		imm[4:0]		0100011	
imm[11:0]				rs1		000		rd		0010011		ADDI	
imm[11:0]				rs1		010		rd		0010011		SLTI	
imm[11:0]				rs1		011		rd		0010011		SLTIU	
imm[11:0]				rs1		100		rd		0010011		XORI	
imm[11:0]				rs1		110		rd		0010011		ORI	
imm[11:0]				rs1		111		rd		0010011		ANDI	
00000000				shamt		rs1		001		rd		0010011	
00000000				shamt		rs1		101		rd		0010011	
01000000				shamt		rs1		101		rd		0010011	
00000000				rs2		rs1		000		rd		0110011	
01000000				rs2		rs1		000		rd		0110011	
00000000				rs2		rs1		001		rd		0110011	
00000000				rs2		rs1		010		rd		0110011	
00000000				rs2		rs1		011		rd		0110011	
00000000				rs2		rs1		100		rd		0110011	
00000000				rs2		rs1		101		rd		0110011	
00000000				rs2		rs1		101		rd		0110011	
00000000				rs2		rs1		110		rd		0110011	
00000000				rs2		rs1		111		rd		0110011	
0000				pred		succ		00000		000		0001111	
0000				0000		0000		0001		00000		0001111	
00000000000000				00000		000		00000		000		1110011	
00000000000001				00000		000		00000		000		1110011	
csr				rs1		001		rd		1110011		CSRWR	
csr				rs1		010		rd		1110011		CSRWS	
csr				rs1		011		rd		1110011		CSRRC	
csr				zimm		101		rd		1110011		CSRRWI	
csr				zimm		110		rd		1110011		CSRRSI	
csr				zimm		111		rd		1110011		CSRRCI	



Generate the TCG-IR first ! (E.g. arithmetic instr.)

gen_arith() @ target/riscv/translate.c

- The guest instruction need to be implemented in the TCG variable system
- The TCG variables are declared and can be assigned the value from the architecture state or constants
- The TCG frontend ops would operate on these TCG variables.

```
1  static void gen_arith(DisasContext *ctx, uint32_t opc, int rd, int rs1,
2      int rs2)
3  {
4      TCGv source1, source2, cond1, cond2, zeroreg, resultopt1;
5      source1 = tcg_temp_new();
6      source2 = tcg_temp_new();
7      gen_get_gpr(source1, rs1);
8      gen_get_gpr(source2, rs2);
9
10     switch (opc) {
11     CASE_OP_32_64(OPC_RISC_ADD):
12         tcg_gen_add_tl(source1, source1, source2);
13         break;
14     CASE_OP_32_64(OPC_RISC_SUB):
15         tcg_gen_sub_tl(source1, source1, source2);
16         break;
17     default:
18         gen_exception_illegal(ctx);
19         return;
20     }
21
22     gen_set_gpr(rd, source1);
23     tcg_temp_free(source1);
24     tcg_temp_free(source2);
25 }
```

Generate the TCG-IR first ! (E.g. arithmetic instr.)


tcg_gen_? @ tcg/tcg-op.h & tcg/tcg-op.c

- *tcg_emit_op()*
 - This function will allocate the space from TCGContext and insert it into the ops linked-list
- After getting the allocated space, the tcg opcode and arguments are filled into it.
- The TCG instruction generated would be showed later ...

```
1 static inline void tcg_gen_add_i32(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
2 {
3     tcg_gen_op3_i32(INDEX_op_add_i32, ret, arg1, arg2);
4 }
5
6 static inline void tcg_gen_op3_i32(TCGOpcode opc, TCGv_i32 a1,
7                                     TCGv_i32 a2, TCGv_i32 a3)
8 {
9     tcg_gen_op3(opc, tcgv_i32_arg(a1), tcgv_i32_arg(a2), tcgv_i32_arg(a3));
10 }
11
12 void tcg_gen_op3(TCGOpcode opc, TCGArg a1, TCGArg a2, TCGArg a3)
13 {
14     TCGOp *op = tcg_emit_op(opc);
15     op->args[0] = a1;
16     op->args[1] = a2;
17     op->args[2] = a3;
18 }
```

More about *tcg_emit_op()*

```
1 TCGOp *tcg_emit_op(TCGOpcode opc)
2 {
3     TCGOp *op = tcg_op_alloc(opc);
4     QTAILQ_INSERT_TAIL(&tcg_ctx->ops, op, link);
5     return op;
6 }
7
8 static TCGOp *tcg_op_alloc(TCGOpcode opc)
9 {
10     TCGContext *s = tcg_ctx;
11     TCGOp *op;
12
13     if (likely(QTAILQ_EMPTY(&s->free_ops))) {
14         op = tcg_malloc(sizeof(TCGOp));
15     } else {
16         op = QTAILQ_FIRST(&s->free_ops);
17         QTAILQ_REMOVE(&s->free_ops, op, link);
18     }
19
20     memset(op, 0, offsetof(TCGOp, link));
21     op->opc = opc;
22
23     return op;
24 }
25
26 void tcg_op_remove(TCGContext *s, TCGOp *op)
27 {
28     QTAILQ_REMOVE(&s->ops, op, link);
29     QTAILQ_INSERT_TAIL(&s->free_ops, op, link);
30 }
```



Generate the TCG-IR first ! (E.g. branch instr.)

gen_branch() @ target/riscv/translate.c

- The Label also needed to generated via TCG-IR form
- *gen_goto_tb()*
 - Jump into the specific translation block !
- When encountered the branch, which means it the end of the tb.
 - The *ctx->bstate* is set to break the outer while loop in *gen_intermediate_code()*

```
1  static void gen_branch(CPURISCVState *env, DisasContext *ctx, uint32_t opc,
2                          int rs1, int rs2, target_long bimm)
3  {
4      TCGLabel *l = gen_new_label();
5      TCGv source1 = tcg_temp_new();
6      TCGv source2 = tcg_temp_new();
7      gen_get_gpr(source1, rs1);
8      gen_get_gpr(source2, rs2);
9
10     switch (opc) {
11     case OPC_RISC_BEQ:
12         tcg_gen_brcond_tl(TCG_COND_EQ, source1, source2, l);
13         break;
14     default:
15         gen_exception_illegal(ctx);
16         return;
17     }
18     tcg_temp_free(source1);
19     tcg_temp_free(source2);
20
21     gen_goto_tb(ctx, 1, ctx->next_pc);
22     gen_set_label(l); /* branch taken */
23     gen_goto_tb(ctx, 0, ctx->pc + bimm);
24     ctx->bstate = BS_BRANCH;
25 }
```


How Block Chaining works?

```
1 static void gen_goto_tb(DisasContext *ctx,  
2                         int n, target_ulong dest)  
3 {  
4     if (use_goto_tb(ctx, dest)) { The Patch Point  
5     tcg_gen_goto_tb(n);  
6     tcg_gen_movi_tl(cpu_pc, dest);  
7     tcg_gen_exit_tb((uintptr_t)ctx->tb + n);  
8     } else {  
9         tcg_gen_movi_tl(cpu_pc, dest);  
10    }  
11 }
```

A slot waits for patching.
If not patched yet, it would just
jump to the next instruction

The location of this slot would be
recorded in the `tb->jump_target_arg`
when generating host machine code

```
1 void tb_set_jump_target(TranslationBlock *tb, int n, uintptr_t addr)  
2 {  
3     uintptr_t offset = tb->jump_target_arg[n];  
4     uintptr_t tc_ptr = (uintptr_t)tb->tc.ptr;  
5     tb_target_set_jump_target(tc_ptr, tc_ptr + offset, addr);  
6 }  
7  
8 /* Called with tb_lock held. */  
9 static inline void tb_add_jump(TranslationBlock *tb, int n,  
10                               TranslationBlock *tb_next)  
11 {  
12     /* patch the native jump address */  
13     tb_set_jump_target(tb, n, (uintptr_t)tb_next->tc.ptr);  
14  
15     /* add in TB jmp circular list */  
16     tb->jump_list_next[n] = tb_next->jump_list_first;  
17     tb_next->jump_list_first = (uintptr_t)tb | n;  
18 }  
19
```

The generating tb will patch the last executed tb

Translate TCG-IR to x86_64 binary code

TCG-IR to x86_64 translation

- Before entering the backend ...

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5	t0	Temporary/alternate link register	Caller
x6–7	t1–2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10–11	a0–1	Function arguments/return values	Caller
x12–17	a2–7	Function arguments	Caller
x18–27	s2–11	Saved registers	Callee
x28–31	t3–6	Temporaries	Caller
f0–7	ft0–7	FP temporaries	Caller
f8–9	fs0–1	FP saved registers	Callee
f10–11	fa0–1	FP arguments/return values	Caller
f12–17	fa2–7	FP arguments	Caller
f18–27	fs2–11	FP saved registers	Callee
f28–31	ft8–11	FP temporaries	Caller

Monikers					Description
64-bit	32-bit	16-bit	8 high bits of lower 16 bits	8-bit	
RAX	EAX	AX	AH	AL	Accumulator
RBX	EBX	BX	BH	BL	Base
RCX	ECX	CX	CH	CL	Counter
RDX	EDX	DX	DH	DL	Data (commonly extends the A register)
RSI	ESI	SI	N/A	SIL	Source index for string operations
RDI	EDI	DI	N/A	DIL	Destination index for string operations
RSP	ESP	SP	N/A	SPL	Stack Pointer
RBP	EBP	BP	N/A	BPL	Base Pointer (meant for stack frames)
R8	R8D	R8W	N/A	R8B	General purpose
R9	R9D	R9W	N/A	R9B	General purpose
R10	R10D	R10W	N/A	R10B	General purpose
R11	R11D	R11W	N/A	R11B	General purpose
R12	R12D	R12W	N/A	R12B	General purpose
R13	R13D	R13W	N/A	R13B	General purpose
R14	R14D	R14W	N/A	R14B	General purpose
R15	R15D	R15W	N/A	R15B	General purpose
GS					General-purpose Segment

Monikers			Description
64-bit	32-bit	16-bit	
RIP	EIP	IP	Instruction Pointer

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Store**

RISC-V 32bit

```
1 IN: sysmalloc
2 0x0001c7fe: SW s3,1156(s2)
```

TCG-IR

```
1 ---- 0001c7fe
2 mov_i32 tmp0, s2
3 add_i32 tmp2, tmp0, $0x484
4 add_i32 tmp0, tmp0, tmp2
5 mov_i32 tmp1, s3
6 lea_i32 tmp0, tmp0, leu1, 0
```

x86_64

```
1 movl 0x48(%r14)/s2/, %ebp /*tmp0*/
2 addl $0x484, %ebp/*tmp0*/
3 movl 0x4c(%r14)/s3/, %ebx/*tmp1*/
4 movl %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

How does QEMU generate binary code?

TCG-IR to x86_64 translation

- Let's take a look at some examples: **add**

RISC-V 32bit

```
1  IN: __libc_setup_tls
2  0x0001079e:  addi                a5,a5,32
```

TCG-IR

```
7  ---- 0001079e
8  mov_i32 tmp0,a5
9  movi_i32 tmp1,$0x20
10 add_i32 tmp0,tmp0,tmp1
11 mov_i32 a5 ,tmp0
```

x86_64

```
6  # ---- 0001079e -----
7  movl    0x3c(%r14), %ebp
8  addl    $0x20, %ebp
9  movl    %ebp, 0x3c(%r14)
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **add**

```
struct CPURISCVState {  
    target_ulong gpr[32];  
    uint64_t fpr[32]; /* assume both F  
    target_ulong pc;  
    target_ulong load_res;  
    target_ulong load_val;  
  
    target_ulong frm;  
  
    target_ulong badaddr;  
  
    target_ulong user_ver;  
    target_ulong priv_ver;  
    target_ulong misa;  
  
    uint32_t features;  
    ...  
    ...  
    ...
```

Architecture States
Data Structure

```
1  IN: __libc_setup_tls  
2  0x0001079e: addi          a5,a5,32
```

```
7  ---- 0001079e  
8  mov_i32 tmp0,a5  
9  movi_i32 tmp1,$0x20  
10 add_i32 tmp0,tmp0,tmp1  
11 mov_i32 a5 ,tmp0
```

```
6  # ---- 0001079e  
7  movl    0x3c(%r14), %ebp  
8  addl    $0x20, %ebp  
9  movl    %ebp, 0x3c(%r14)
```

Pointer

TCG-IR to x86_64 translation

- Let's take a look at some examples: **add**

```
struct CPURISCVState {  
    target_ulong gpr[32];  
    uint64_t fpr[32]; /* assume both F  
    target_ulong pc;  
    target_ulong load_res;  
    target_ulong load_val;  
  
    target_ulong frm;  
  
    target_ulong badaddr;  
  
    target_ulong user_ver;  
    target_ulong priv_ver;  
    target_ulong misa;  
  
    uint32_t features;  
    ...  
    ...  
    ...
```

Architecture States
Data Structure

General Purpose Registers

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Floating Point Registers

TCG-IR to x86_64 translation

- Let's take a look at some examples: **add**

RISC-V 32bit

```
1  IN: __libc_setup_tls
2  0x0001079e:  addi                a5,a5,32
```

TCG-IR

```
7  ---- 0001079e
8  mov_i32 tmp0,a5
9  movi_i32 tmp1,$0x20
10 add_i32 tmp0,tmp0,tmp1
11 mov_i32 a5 ,tmp0
```

Load data from
architecture state **a5 reg.**

x86_64

```
6  # ---- 0001079e -----
7  movl    0x3c(%r14), %ebp
8  addl    $0x20, %ebp
9  movl    %ebp, 0x3c(%r14)
```


TCG-IR to x86_64 translation

- Let's take a look at some examples: **add**

RISC-V 32bit

```
1  IN: __libc_setup_tls
2  0x0001079e:  addi                a5,a5,32
```

Load data from
architecture state **a5**

TCG-IR

$tmp0 = tmp0 + tmp1$

```
7  ---- 0001079e
8  mov_i32 tmp0,a5
9  movi_i32 tmp1,$0x20
10 add_i32 tmp0,tmp0,tmp1
11 mov_i32 a5 ,tmp0
```

x86_64

```
6  # ---- 0001079e -----
7  movl     0x3c(%r14), %ebp
8  addl     $0x20, %ebp
9  movl     %ebp, 0x3c(%r14)
```


TCG-IR to x86_64 translation

- Let's take a look at some examples: **add**

RISC-V 32bit

Load data from
architecture state **a5**

$tmp0 = tmp0 + tmp1$ TCG-IR

Store tmp0 back to
architecture state **a5 reg**

```
1  IN: __libc_setup_tls
2  0x0001079e:  addi      a5, a5, 32
```

```
7  ---- 0001079e
8  mov_i32 tmp0, a5
9  movi_i32 tmp1, $0x20
10 add_i32 tmp0, tmp0, tmp1
11 mov_i32 a5, tmp0
```

x86_64

```
6  # ---- 0001079e -----
7  movl     0x3c(%r14), %ebp
8  addl     $0x20, %ebp
9  movl     %ebp, 0x3c(%r14)
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **load**

RISC-V 32bit

```
1  IN: __libc_setup_tls
2  0x00010798:  lw                a4, 0(a5)
```

TCG-IR

```
6  ---- 00010798
7  mov_i32 tmp0, a5
8  qemu_ld_i32 tmp1, tmp0, leul, 0
9  mov_i32 a4, tmp1
```

Load data from address
'tmp0' to tmp1

x86_64

```
5  // ---- 00010798
6  movl    0x3c(%r14) /*a5*/, %ebp /*tmp0*/
7  movl    %gs:0(%ebp /*tmp0*/), %ebp /*tmp1*/
8  movl    %ebp /*tmp1*/, 0x38(%r14) /*a4*/
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **load**

RISC-V 32bit

```
1  IN: __libc_setup_tls
2  0x00010798: lw          a4, 0(a5)
```

Load data from address 'tmp0' to tmp1

Store tmp1 back to archi. state a4 reg

```
6  ---- 00010798
7  mov_i32 tmp0, a5
8  qemu_ld_i32 tmp1, tmp0, leul, 0
9  mov_i32 a4, tmp1
```

x86_64

```
5  // ---- 00010798
6  movl    0x3c(%r14) /*a5*/, %ebp /*tmp0*/
7  movl    %gs:0(%ebp /*tmp0*/), %ebp /*tmp1*/
8  movl    %ebp /*tmp1*/, 0x38(%r14) /*a4*/
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Store**

RISC-V 32bit

```
1 | IN: sysmalloc
2 | 0x0001c7fe: sw s3,1156(s2)
```

TCG-IR

```
1 | ---- 0001c7fe
2 | mov_i32 tmp0,s2
3 | movi_i32 tmp2,$0x484
4 | add_i32 tmp0,tmp0,tmp2
5 | mov_i32 tmp1,s3
6 | qemu_st_i32 tmp1,tmp0,leul,0
```

Load s2 to tmp0

x86_64

```
1 | movl 0x48(%r14)/s2/, %ebp /tmp0/
2 | addl $0x484, %ebp/tmp0/
3 | movl 0x4c(%r14)/s3/, %ebx/tmp1/
4 | movl %ebx/tmp1/, %gs:0(%ebp/tmp0/)
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Store**

RISC-V 32bit

```
1 IN: sysmalloc
2 0x0001c7fe: sw s3, 1156(s2)
```

TCG-IR

```
1 ---- 0001c7fe
2 mov_i32 tmp0, s2
3 movi_i32 tmp2, $0x484
4 add_i32 tmp0, tmp0, tmp2
5 mov_i32 tmp1, s3
6 qemu_st_i32 tmp1, tmp0, leul, 0
```

Load s2 to tmp0

$\text{tmp0} = \text{tmp0} + 1156(0x484)$

x86_64

```
1 movl 0x48(%r14)/s2/, %ebp /*tmp0*/
2 addl $0x484, %ebp/*tmp0*/
3 movl 0x4c(%r14)/s3/, %ebx/*tmp1*/
4 movl %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Store**

RISC-V 32bit

```
1 IN: sysmalloc
2 0x0001c7fe: sw s3, 1156(s2)
```

TCG-IR

```
1 ---- 0001c7fe
2 mov_i32 tmp0, s2
3 movi_i32 tmp2, $0x484
4 add_i32 tmp0, tmp0, tmp2
5 mov_i32 tmp1, s3
6 qemu_st_i32 tmp1, tmp0, leul, 0
```

Load s2 to tmp0

tmp0 = tmp0 + 1156(0x484)

Load from s3 to tmp1

x86_64

```
1 movl 0x48(%r14)/s2/, %ebp /*tmp0*/
2 addl $0x484, %ebp/*tmp0*/
3 movl 0x4c(%r14)/s3/, %ebx/*tmp1*/
4 movl %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Store**

RISC-V 32bit

```
1 IN: sysmalloc
2 0x0001c7fe: SW s3,1156(s2)
```

Load s2 to tmp0

TCG-IR

tmp0 = tmp0 + 1156(0x484)

Load s3 to tmp1

Store tmp1 to address tmp 0

```
1 ---- 0001c7fe
2 mov_i32 tmp0,s2
3 movi_i32 tmp2,$0x484
4 add_i32 tmp0,tmp0,tmp2
5 mov_i32 tmp1,s3
6 qemu_st_i32 tmp1,tmp0,leul,0
```

x86_64

```
1 movl 0x48(%r14)/s2/, %ebp /*tmp0*/
2 addl $0x484, %ebp/*tmp0*/
3 movl 0x4c(%r14)/s3/, %ebx/*tmp1*/
4 movl %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Store**

RISC-V 32bit

```
1 IN: sysmalloc
2 0x0001c7fe: SW s3,1156(s2)
```

TCG-IR

```
1 ---- 0001c7fe
2 mov_i32 tmp0,tmp0,leu1,0
3 mov_i32 tmp2,$0x484
4 add_i32 tmp0,tmp0,tmp2
5 mov_i32 tmp1,tmp0,leu1,0
6 leu_i32 tmp1,tmp0,leu1,0
```

x86_64

```
1 movl 0x48(%r14)/s2/, %ebp /*tmp0*/
2 addl $0x484, %ebp/*tmp0*/
3 movl 0x4c(%r14)/s3/, %ebx/*tmp1*/
4 movl %ebx/*tmp1*/, %gs:0(%ebp/*tmp0*/)
```

How does QEMU handle branch instructions?

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Branch**

- **Direct Branch**

- Conditional Branch

beqz rs, offset / bgt rs, rt, offset /

- Unconditional Branch

j offset / jal offset / call offset / ...

- **Indirect Branch**

- Switch/Case → Branch table

- Indirect function call

- Return Instructions (ret)

jr rs	Jump register
jalr rs	Jump and link register
ret	Return from subroutine

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Unconditional)**

RISC-V 32bit

```
1  IN: _dl_aux_init
2  0x000229c6: lw          s9,4(a0)
3  0x000229ca: addi        s6,zero,1
4  0x000229cc: j          -316          # 0x22890
```

TCG-IR

```
1  ---- 000229cc
2  goto_tb $0x0
3  movi_i32 pc,$0x22890
4  exit_tb $0x55c9819eff40
```

x86_64

```
1  0x55c9819effe7: jmp      0x55c9819effec
2  0x55c9819effec: movl     $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq     -0xbe(%rip), %rax
5  0x55c9819efffe: jmp      0x55c9819ef018
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Unconditional)**

RISC-V 32bit

```
1  IN: _dl_aux_init
2  0x000229c6: lw          s9,4(a0)
3  0x000229ca: addi        s6,zero,1
4  0x000229cc: j          -316          # 0x22890
```

Remind: TCG-IR
Patch point for block chaining

```
1  ---- 000229cc
2  goto_tb $0x0
3  movi_i32 pc,$0x22890
4  exit_tb $0x55c9819eff40
```

x86_64

```
1  0x55c9819effe7: jmp      0x55c9819effec
2  0x55c9819effec: movl     $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq     -0xbe(%rip), %rax
5  0x55c9819efffe: jmp      0x55c9819ef018
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Unconditional)**

RISC-V 32bit

```
1  IN: _dl_aux_init
2  0x000229c6: lw          s9,4(a0)
3  0x000229ca: addi         s6,zero,1
4  0x000229cc: j           -316          # 0x22890
```

TCG-IR

Synchronize program counter
to architecture states

```
1  ---- 000229cc
2  goto_tb $0x0
3  movi_i32 pc,$0x22890
4  exit_tb $0x55c9819eff40
```

x86_64

```
1  0x55c9819effe7: jmp          0x55c9819effec
2  0x55c9819effec: movl        $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq        -0xbe(%rip), %rax
5  0x55c9819efffe: jmp          0x55c9819ef018
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Unconditional)**

RISC-V 32bit

```
1  IN: _dl_aux_init
2  0x000229c6: lw          s9,4(a0)
3  0x000229ca: addi         s6,zero,1
4  0x000229cc: j           -316          # 0x22890
```

TCG-IR

```
1  ---- 000229cc
2  goto_tb $0x0
3  movi_i32 pc,$0x22890
4  exit_tb $0x55c9819eff40
```

x86_64

```
1  0x55c9819effe7: jmp      0x55c9819effec
2  0x55c9819effec: movl     $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq     -0xbe(%rip), %rax
5  0x55c9819efffe: jmp      0x55c9819ef018
```

Synchronize program counter
Prepare return value

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Unconditional)**

RISC-V 32bit

```
1  IN: _dl_aux_init
2  0x000229c6: lw          s9,4(a0)
3  0x000229ca: addi        s6,zero,1
4  0x000229cc: j          -316          # 0x22890
```

TCG-IR

```
1  ---- 000229cc
2  goto_tb $0x0
3  movi_i32 pc,$0x22890
4  exit_tb $0x55c9819eff40
```

x86_64

```
1  0x55c9819effe7: jmp      0x55c9819effec
2  0x55c9819effec: movl    $0x22890, 0x180(%r14)
3  0x55c9819efff4:
4  0x55c9819efff7: leaq    -0xbe(%rip), %rax
5  0x55c9819efffe: jmp     0x55c9819ef018
```

Synchronize program counter

Prepare return value

Go back to QEMU to find
next Translation Block

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Unconditional)**

```
15 /* See if we can patch the calling TB. */
16 if (last_tb && !qemu_loglevel_mask(CPU_LOG_TB_NOCHAIN)) {
17     if (!(tb->cflags & CF_INVALID)) {
18         tb_add_jump(last_tb, tb_exit, tb);
19     }
20 }
```

0x22890

Block Chaining:

Link the current TB to previous TB by patching the jump target address

TCG-IR

```
1 ---- 000229cc
2 goto_tb $0x0
3 movi_i32 pc,$0x22890
4 exit_tb $0x55c9819eff40
```

Remind: Patch point

x86_64

```
1 0x55c9819effe7: jmp 0x55c9819effec
2 0x55c9819effec: movl $0x22890, 0x180(%r14)
3 0x55c9819efff4:
4 0x55c9819efff7: leaq -0xbe(%rip), %rax
5 0x55c9819efffe: jmp 0x55c9819ef018
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Conditional)**

```
1  IN: __libc_setup_tls
2      0x00010798:  lw          a4,0(a5)
3      0x0001079a:  beq         a4,a2,260      # 0x1089e
```

```
---- 0001079a
mov_i32 tmp0,a4
mov_i32 tmp1,a2
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
    goto_tb $0x1 // Patch point
    movi_i32 pc,$0x1079e // Save PC back to CPUState
    exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN

set_label $L1
    goto_tb $0x0 // Patch point
    movi_i32 pc,$0x1089e // Save PC back to CPUState
    exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
---- 0001079a
movl    0x38(%r14), %ebp
movl    0x30(%r14), %ebx
cmpl    %ebx, %ebp
je      L1
nop
jmp      0x5578dbc767ec // Patch Point
0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
                leaq    -0xbd(%rip), %rax
                jmp     0x5578dbc71018

L1:
jmp      0x5578dbc76808 // Patch Point
0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
                leaq    -0xda(%rip), %rax
                jmp     0x5578dbc71018 // QEMU
```


TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Conditional)**

```
1 | IN: __libc_setup_tls
2 |     0x00010798: lw      a4,0(a5)
3 |     0x0001079a: beq    a4,a2,260    # 0x1089e
```

```
---- 0001079a
mov_i32 tmp0,a4
mov_i32 tmp1,a2
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
goto_tb $0x1 // Patch point
movi_i32 pc,$0x1079e // Save PC back to CPUState
exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN

set_label $L1
goto_tb $0x0 // Patch point
movi_i32 pc,$0x1089e // Save PC back to CPUState
exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
---- 0001079a
movl    0x38(%r14), %ebp
movl    0x30(%r14), %ebx
cmpl    %ebx, %ebp
je      L1
nop
jmp      0x5578dbc767ec // Patch Point
0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
                leaq    -0xbd(%rip), %rax
                jmp     0x5578dbc71018

L1:
jmp      0x5578dbc76808 // Patch Point
0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
                leaq    -0xda(%rip), %rax
                jmp     0x5578dbc71018 // QEMU
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Conditional)**

```
1  IN: __libc_setup_tls
2      0x00010798:  lw          a4,0(a5)
3      0x0001079a:  beq         a4,a2,260      # 0x1089e
```

```
---- 0001079a
mov_i32 tmp0,a4
mov_i32 tmp1,a2
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
goto_tb $0x1 // Patch point
movi_i32 pc,$0x1079e // Save PC back to CPUState
exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN

set_label $L1
goto_tb $0x0 // Patch point
movi_i32 pc,$0x1089e // Save PC back to CPUState
exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
---- 0001079a
movl    0x38(%r14), %ebp
movl    0x30(%r14), %ebx
cmpl    %ebx,%ebp
je      L1
nop
jmp      0x5578dbc767ec // Patch Point
0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
                leaq    -0xbd(%rip), %rax
                jmp     0x5578dbc71018

L1:
jmp      0x5578dbc76808 // Patch Point
0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
                leaq    -0xda(%rip), %rax
                jmp     0x5578dbc71018 // QEMU
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Conditional)**

```
1  IN: __libc_setup_tls
2      0x00010798: lw          a4,0(a5)
3      0x0001079a: beq         a4,a2,260      # 0x1089e
```

If the block is chained by QEMU, jump to target translation block

```
---- 0001079a
mov_i32 tmp0,a4
mov_i32 tmp1,a2
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
goto_tb $0x1 // Patch point
movi_i32 pc,$0x1079e // Save PC back to CPUState
exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN

set_label $L1
goto_tb $0x0 // Patch point
movi_i32 pc,$0x1089e // Save PC back to CPUState
exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
---- 0001079a
movl    0x38(%r14), %ebp
movl    0x30(%r14), %ebx
cmpl    %ebx, %ebp
je      L1
non
jmp      0x5578dbc767ec // Patch Point
0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
              leaq    -0xbd(%rip), %rax
              jmp     0x5578dbc71018

L1:
jmp      0x5578dbc76808 // Patch Point
0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
              leaq    -0xda(%rip), %rax
              jmp     0x5578dbc71018 // QEMU
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Direct Branch (Conditional)**

```
1  IN: __libc_setup_tls
2      0x00010798:  lw          a4,0(a5)
3      0x0001079a:  beq         a4,a2,260    # 0x1089e
```

Go back to QEMU to
find next Translation
Block

```
---- 0001079a
mov_i32 tmp0,a4
mov_i32 tmp1,a2
brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
goto_tb $0x1 // Patch point
movi_i32 pc,$0x1079e // Save PC back to CPUState
exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN

set_label $L1
goto_tb $0x0 // Patch point
movi_i32 pc,$0x1089e // Save PC back to CPUState
exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
---- 0001079a
movl    0x38(%r14), %ebp
movl    0x30(%r14), %ebx
cmpl    %ebx, %ebp
je      L1
nop
jmp      0x5578dbc767ec // Patch Point
0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
                        leaq    -0xbd(%rip), %rax
                        jmp      0x5578dbc71018

L1:
jmp      0x5578dbc76808 // Patch Point
0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
                        leaq    -0xda(%rip), %rax
                        jmp      0x5578dbc71018 // QEMU
```

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Indirect Branch - return instruction**

RISC-V 32bit

```
1 0x000103b4: lw          s0,28(sp)
2 0x000103b6: addi         sp,sp,32
3 0x000103b8: ret
```

TCG-IR

```
14 ---- 000103b8
15 mov_i32 pc,ra // Move ra to program counter
16 movi_i32 tmp1,$0xfffffffffffffe // create mask
17 and_i32 pc,pc,tmp1 // Filter
18 exit_tb $0x0 // Go back to QEMU
```

x86_64

```
1 ---- 000103b8
2 movl    4(%r14)/%ra/, %ebp
3 andl    $0xfffffffffffffe, %ebp /*tmp1*/
4 movl    %ebp, 0x180(%r14)/%pc*/
5 jmp     0x55555b8d016
6 // Jump back to qemu, and clear %eax register (ret=0)
```


TCG-IR to x86_64 translation

- Let's take a look at some examples: **Indirect Branch - return instruction**

RISC-V 32bit

```
1 0x000103b4: lw          s0,28(sp)
2 0x000103b6: addi         sp,sp,32
3 0x000103b8: ret
```

TCG-IR

```
14 ---- 000103b8
15 mov_i32 pc,ra // Move ra to program counter
16 movi_i32 tmp1,$0xfffffffffffffe // create mask
17 and_i32 pc,pc,tmp1 // Filter
18 exit_tb $0x0 // Go back to QEMU
```

Store the value from return address
register to program counter

x86_64

```
1 ---- 000103b8
2 movl    4(%r14)/%ra/, %ebp
3 andl    $0xfffffffffffffe, %ebp /*tmp1*/
```

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee

TCG-IR to x86_64 translation

- Let's take a look at some examples: **Indirect Branch - return instruction**

RISC-V 32bit

```
1 0x000103b4: lw          s0,28(sp)
2 0x000103b6: addi         sp,sp,32
3 0x000103b8: ret
```

TCG-IR

Go back to QEMU to find
next Translation Block in
Program Counter

```
14 ---- 000103b8
15 mov_i32 pc,ra // Move ra to program counter
16 movi_i32 tmp1,$0xfffffffffffffe // create mask
17 and_i32 pc,pc,tmp1 // Filter
18 exit_tb $0x0 // Go back to QEMU
```

x86_64

```
1 ---- 000103b8
2 movl    4(%r14)/%ra/, %ebp
3 andl    $0xfffffffffffffe, %ebp /*tmp1*/
4 movl    %ebp, 0x180(%r14)/%pc/
5 jmp     0x55555b8d016
6 // Jump back to qemu, and clear %eax register (ret=0)
```

TCG-IR to x86_64 translation

- **helper function call**
 - QEMU provides a ‘hook’ for developers to write emulation behavior in C language. Commonly used in:
 - Emulate hardware not supported in host machine
 - e.g. Hardware FP, SIMD, AES, etc.
 - Dynamic Instrumentation
 - Collect runtime information from source program to analyze program’s behavior
(e.g. Dynamic call graph / control flow graph)

TCG-IR to x86_64 translation

- helper function call - example

- RISC-V source binary

```
1 | 0x00010408:  fadd.d          dyn,fa5,fa4,fa5
```

- TCG-IR

```
1 | ---- 00010408
2 | movi_i32 tmp0,$0x7
3 | call set rounding mode,$0x20,$0,env,tmp0
4 | call fadd_d,$0x10,$1,fa5 env,fa4 ,fa5
```

- x86 binary

```
1 | movq    %r14, %rdi
2 | movq    %rbx, %rsi
3 | movq    %r12, %rdx
4 | callq   0x55e86662b7fd
5 | movq    %rax, 0xf8(%r14)
```

call helper_function

return result (%rax) to 'fa5'

TCG-IR to x86_64 translation

- helper - Emulate IEEE 754 floating point add with double precision

```
250 | uint64_t helper_fadd_d(CPURISCVState *env, uint64_t frs1, uint64_t frs2)
251 | {
252 |     return float64_add(frs1, frs2, &env->fp_status);
253 | }
```

```
751 | float64 __attribute__((flatten)) float64_add(float64 a, float64 b,
752 |                                             float_status *status)
753 | {
754 |     FloatParts pa = float64_unpack_canonical(a, status);
755 |     FloatParts pb = float64_unpack_canonical(b, status);
756 |     FloatParts pr = addsub_floats(pa, pb, false, status);
757 |
758 |     return float64_round_pack_canonical(pr, status);
759 | }
```

```
531 | static FloatParts float64_unpack_canonical(float64 f, float_status *s)
532 | {
533 |     return canonicalize(float64_unpack_raw(f), &float64_params, s);
534 | }
```

```
325 | /* Canonicalize EXP and FRAC, setting CLS. */
326 | static FloatParts canonicalize(FloatParts part, const FloatFmt *parm,
327 |                               float_status *status)
328 | {
329 |     if (part.exp == parm->exp_max) {
330 |         if (part.frac == 0) {
331 |             part.cls = float_class_inf;
332 |         } else {
333 | #ifdef NO_SIGNALING_NANS
334 |             part.cls = float_class_qnan;
335 | #else
336 |             int64_t msb = part.frac << (parm->frac_shift + 2);
337 |             if ((msb < 0) == status->snan_bit_is_one) {
338 |                 part.cls = float_class_snan;
339 |             } else {
340 |                 part.cls = float_class_qnan;
341 |             }
342 | #endif
343 |         }
344 |     } else if (part.exp == 0) {
345 |         if (likely(part.frac == 0)) {
346 |             part.cls = float_class_zero;
347 |         } else if (status->flush_inputs_to_zero) {
348 |             float_raise(float_flag_input_denormal, status);
349 |             part.cls = float_class_zero;
350 |             part.frac = 0;
351 |         } else {
352 |             int shift = clz64(part.frac) - 1;
353 |             part.cls = float_class_normal;
354 |             part.exp = parm->frac_shift - parm->exp_bias - shift + 1;
355 |             part.frac <<= shift;
356 |         }
357 |     } else {
358 |         part.cls = float_class_normal;
359 |         part.exp -= parm->exp_bias;
360 |         part.frac = DECOMPOSED_IMPLICIT_BIT + (part.frac << parm->frac_shift);
361 |     }
362 |     return part;
}
```

TCG-IR to x86_64 translation

- Prologue, epilogue - The entry point for each Translation Block

```
1  IN: __libc_setup_tls
2      0x00010798:  lw          a4,0(a5)
3      0x0001079a:  beq         a4,a2,260    # 0x1089e

11     ---- 0001079a
12     mov_i32 tmp0,a4
13     mov_i32 tmp1,a2
14     brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
15         goto_tb $0x1 // Patch point
16         movi_i32 pc,$0x1079e // Save PC back to CPUState
17         exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
18
19     set_label $L1
20         goto_tb $0x0 // Patch point
21         movi_i32 pc,$0x1089e // Save PC back to CPUState
22         exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

TCG-IR to x86_64 translation

- Prologue, epilogue
 - Decide whether current TB can be executed

```
1  IN: __libc_setup_tls
2      0x00010798:  lw          a4,0(a5)
3      0x0001079a:  beq         a4,a2,260    # 0x1089e
```

```
11  ---- 0001079a
12  mov_i32 tmp0,a4
13  mov_i32 tmp1,a2
14  brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
15      goto_tb $0x1 // Patch point
16  movi_i32 pc,$0x1079e // Save PC back to CPUState
17  exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
18
19  set_label $L1
20      goto_tb $0x0 // Patch point
21  movi_i32 pc,$0x1089e // Save PC back to CPUState
22  exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```



```
1  OP:
2      ld_i32 tmp0,env,$0xffffffffffffec
3      movi_i32 tmp1,$0x0
4      brcond_i32 tmp0,tmp1,lt,$L0
5
6  ---- 00010798
7      mov_i32 tmp0,a5
8      qemu_ld_i32 tmp1,tmp0,leul,0
9      mov_i32 a4 ,tmp1
10
11  ---- 0001079a
12  mov_i32 tmp0,a4
13  mov_i32 tmp1,a2
14  brcond_i32 tmp0,tmp1,eq,$L1 // If equal, goto L1
15      goto_tb $0x1 // Patch point
16  movi_i32 pc,$0x1079e // Save PC back to CPUState
17  exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
18
19  set_label $L1
20      goto_tb $0x0 // Patch point
21  movi_i32 pc,$0x1089e // Save PC back to CPUState
22  exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
23
24  ----- Exit
25      // If interrupt happens, jump
26      set_label $L0
27      exit_tb $0x5578dbc76743
```

TCG-IR to x86_64 translation

- Prologue, epilogue

```
1  IN: __libc_setup_tls
2  0x00010798: lw          a4,0(a5)
3  0x0001079a: beq          a4,a2,260    # 0x1089e
```

```
11  ---- 0001079a
12  mov_i32 tmp0,a4
13  mov_i32 tmp1,a2
14  brcond_i32 tmp0,tmp1,eq,L1 // If equal, goto L1
15  goto_tb $0x0 // Patch point
16  movi_i32 pc,$0x1079e // Save PC back to CPUState
17  exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
18
19  set_label $L1
20  goto_tb $0x0 // Patch point
21  movi_i32 pc,$0x1089e // Save PC back to CPUState
22  exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
```

```
1  OP:
2  ld_i32 tmp0,env,$0xfffffffffffffec
3  movi_i32 tmp1,$0x0
4  brcond_i32 tmp0,tmp1,lt,$L0
5
6  ---- 00010798
7  mov_i32 tmp0,a5
8  qemu_ld_i32 tmp1,tmp0,leul,0
9  mov_i32 a4,tmp1
10  mov_i32 tmp0,a4
11  mov_i32 tmp1,a2
12  brcond_i32 tmp0,tmp1,eq,L1 // If equal, goto L1
13  goto_tb $0x0 // Patch point
14  movi_i32 pc,$0x1079e // Save PC back to CPUState
15  exit_tb $0x5578dbc76741 // Return to QEMU to find NON-TAKEN
16
17  set_label $L1
18  goto_tb $0x0 // Patch point
19  movi_i32 pc,$0x1089e // Save PC back to CPUState
20  exit_tb $0x5578dbc76740 // Return to qemu to find TAKEN
21
22  ----- Exit
23  // If interrupt happens, jump
24  set_label $L0
25  exit_tb $0x5578dbc76743
```

How to execute translated binary code?

x86_64 code execution

- **Entry point** - qemu-riscv/accel/tcg/cpu-exec.c

tcg_qemu_tb_exec: A pointer targeting
to the head of translation block

```
168  cpu->can_do_io = !use_icount;
169  ret = tcg_qemu_tb_exec(env, tb_ptr);
170  cpu->can_do_io = 1;
171  last_tb = (TranslationBlock *) (ret & ~TB_EXIT_MASK);
172  tb_exit = ret & TB_EXIT_MASK;
```

x86_64 code execution

- Entry point - qemu-riscv/accel/tcg/cpu-exec.c

```
168 |   cpu->can_do_io = !use_icount;
169 |   ret = tcg_qemu_tb_exec(env, tb_ptr);
170 |   cpu->can_do_io = 1;
171 |   last_tb = (TranslationBlock *) (ret & ~TB_EXIT_MASK);
172 |   tb_exit = ret & TB_EXIT_MASK;
```

```
mov    %rdx,%rsi
mov    %rax,%rdi
callq  *%rcx
```

Put **env** to **%rdi**, **tb_ptr** to **%rsi**

x86_64 code execution

- Entry point - qemu-riscv/accel/tcg/cpu-exec.c

Move **%rdi** to **%r14**, and jump **%rsi**

```
168 | cpu->can_do_io = !use_icount;  
169 | ret = tcg_qemu_tb_exec(env, tb_ptr);  
170 | cpu->can_do_io = 1;  
171 | last_tb = (TranslationBlock *)tb_ptr->prev;  
172 | tb_exit = ret & TB_EXIT_MASK;
```

```
mov    %rdx,%rsi  
mov    %rax,%rdi  
callq  *%rcx
```

```
1 | 0x555555b8d000 push    %rbp  
2 | 0x555555b8d001 push    %rbx  
3 | 0x555555b8d002 push    %r12  
4 | 0x555555b8d004 push    %r13  
5 | 0x555555b8d006 push    %r14  
6 | 0x555555b8d008 push    %r15  
7 | 0x555555b8d00a mov     %rdi,%r14  
8 | 0x555555b8d00d add     $0xffffffffffffb78,%rsp  
9 | 0x555555b8d014 jmpq   *%rsi
```



```

1  OUT: [size=107]
2  movl    -0x14(%r14), %ebp
3  testl   %ebp, %ebp
4  jnl     L0
5
6  ---- 00010798
7  movl    0x3c(%r14), %ebp
8  movl    %gs:0(%ebp), %ebp
9  movl    %ebp, 0x38(%r14)
10
11 ---- 0001079a
12 movl    0x38(%r14), %ebp
13 movl    0x30(%r14), %ebx
14 cmpl    %ebx, %ebp
15 je      L1
16 nop
17 jmp     0x5578dbc767ec // Patch Point
18 0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
19                leaq     -0xbd(%rip), %rax
20                jmp     0x5578dbc71018
21
22 L1:
23 jmp     0x5578dbc76808 // Patch Point
24 0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
25                leaq     -0xda(%rip), %rax
26                jmp     0x5578dbc71018 // QEUM
27
28 L0:
29 leaq     -0xe3(%rip), %rax
30 jmp     0x5578dbc71018 // QEUM

```

g/cpu-exec.c

Move %rdi to %r14, and jump %rsi

```

...
    le_icount;
    exec(env, tb_ptr);
...

```

```

1  0x555555b8d000 push    %rbp
2  0x555555b8d001 push    %rbx
3  0x555555b8d002 push    %r12
4  0x555555b8d004 push    %r13
5  0x555555b8d006 push    %r14
6  0x555555b8d008 push    %r15
7  0x555555b8d00a mov     %rdi,%r14
8  0x555555b8d00d add     $0xffffffffffffb78,%rsp
9  0x555555b8d014 jmpq    *%rsi

```

```

1  0x555555b8d016 xor    %eax,%eax
2  0x555555b8d018 add     $0x488,%rsp
3  0x555555b8d01f vzeroupper
4  0x555555b8d022 pop     %r15
5  0x555555b8d024 pop     %r14
6  0x555555b8d026 pop     %r13
7  0x555555b8d028 pop     %r12
8  0x555555b8d02a pop     %rbx
9  0x555555b8d02b pop     %rbp
10 0x555555b8d02c retq

```

```

16 nop
17 jmp     0x5578dbc767ec    // Patch Point
18 0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
19 leaq    -0xbd(%rip), %rax
20 jmp     0x5578dbc71018
21
22 L1:
23 jmp     0x5578dbc76808    // Patch Point
24 0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
25 leaq    -0xda(%rip), %rax
26 jmp     0x5578dbc71018    // QEUM
27
28 L0:
29 leaq    -0xe3(%rip), %rax
30 jmp     0x5578dbc71018    // QEUM

```

Exit code cache and go back to QEMU

```

168 cpu->can_do_io = !use_icount;
169 ret = tcg_qemu_tb_exec(env, tb_ptr);
170 cpu->can_do_io = 1;
171 last_tb = (TranslationBlock *)(ret & ~TB_EXIT_MASK);
172 tb_exit = ret & TB_EXIT_MASK;

```

```

1  0x555555b8d016 xor    %eax,%eax
2  0x555555b8d018 add     $0x488,%rsp
3  0x555555b8d01f vzeroupper
4  0x555555b8d022 pop     %r15
5  0x555555b8d024 pop     %r14
6  0x555555b8d026 pop     %r13
7  0x555555b8d028 pop     %r12
8  0x555555b8d02a pop     %rbx
9  0x555555b8d02b pop     %rbp
10 0x555555b8d02c retq

```

```

16 nop
17 jmp     0x5578dbc767ec // Patch Point
18 0x5578dbc767ec: movl    $0x1079e, 0x180(%r14)
19 leaq    -0xbd(%rip), %rax
20 jmp     0x5578dbc71018
21
22 L1:
23 jmp     0x5578dbc76808 // Patch Point
24 0x5578dbc76808: movl    $0x1089e, 0x180(%r14)
25 leaq    -0xda(%rip), %rax
26 jmp     0x5578dbc71018 // QEMU
27
28 L0:
29 leaq    -0xe3(%rip), %rax
30 jmp     0x5578dbc71018 // QEMU

```

Return the value to ret, record last TB we just execute.

```

168 cpu->can_do_io = !use_icount;
169 ret = tcg_qemu_tb_exec(env, tb_ptr);
170 cpu->can_do_io = 1;
171 last_tb = (TranslationBlock *) (ret & ~TB_EXIT_MASK);
172 tb_exit = ret & TB_EXIT_MASK;

```

Reference

- [Qemu JIT Code Generator and System Emulation](#)
- [QEMU - Binary Translation](#)
- [QEMU TCG Frontend Ops](#)
- [RISC-V Instruction Set Manual](#)
- [Doraemon's Notes: QEMU Backend](#)
 - Written in Mandarin Chinese