

Fanout Buffer

Power In

1V8 / 2V5 / 3V3




Input must be AC Coupled externally



Bypass Capacitors

One set per Fanout power pin



TOP
FTG1

BOTTOM
FTG2

Project/Equipment	PSLink		
Document	*Fanout Test*	Designer	E.Orzes
		Drawn by	E. Orzes
		Check.by	E.Orzes F.Martina
		Last Mod.	12/6/2024
		File	FanoutTest.SchDoc
		Print Date	11/10/2026 6:06:00 PM
		Sheet	1 of 1

EP-ESE

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Size A4 | Rev 1.0