



Dedicated to GT 0 (Channel 0) on Quad 0 and SFP 0

Dedicated to GT 1 (Channel 1) on Quad 0 and SFP 1


UpLink Tx









UpLink Rx



DownLink Rx



DownLink Tx



Project Options > Options >

1. Allow ports to name nets (NO)
2. Allow sheet entries to name nets (NO)
3. Append sheet number to local nets (NO)
4. Net identifier scope: Automatic (Hierarchical)
5. Automatic cross reference disabled

Project/Equipment


Document




*

Designer	
Drawn by *	
Check by *	
Last Mod.	24/04/2025
File	top.SchDoc
Print Date	16/05/2025 12:00:23
Sheet	1 of 7
Size	A3
Rev	* A3

Bypass for D-FF power pins




Fanout Buffer




Project/Equipment	PSLink_t1	Lane
Document		
EP-ESE		
Designer	E.Orzes	
Drawn by	E.Orzes	
Check by	E.Orzes F.Martina Csaba S. Paschalis V.S.Baron	
Last Mod.	15/05/2025	
File	Jane SchDoc	
Print Date	16/05/2025 12:00:24	Sheet 2 of 7
Rev	A3	1.0
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		

Bypass for D-FF power pins




Fanout Buffer




Project/Equipment	PSLink_t1			
Document	<i>Lane</i>			
Designer	E.Orzes			
Drawn by	E.Orzes			
Check by	E.Orzes F.Martina Csaba S. Paschalis V.S.Baron			
Last Mod.	15/05/2025			
File	Jane SchDoc			
Print Date	16/05/2025 12:00:25			
Sheet	2 of 7			
Rev	A3 1.0			


European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland




Bypass for D-FF power pins



Fanout Buffer




Project/Equipment	PSLink_t1	
Document	Lane	
EP-ESE	Designer: E.Orzes	
	Drawn by: E.Orzes	
	Check by: E.Orzes F.Martina Csaba S. Paschalis V.S.Baron	
	Last Mod: 15/05/2025	
File: Jane SchDoc	Print Date: 16/05/2025 12:00:26	Sheet: 2 of 7
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	Rev: A3 1.0




Project/Equipment				
Document	*	Designer		
		Drawn by *		
		Check by E.Orzes F.Martina Csaba S.Paschalis V.S.Banerjee		
		Last Mod.	07/05/2025	
		File	phase-shifters.SchDoc	
		Print Date	16/05/2025 12:00:27	Sheet 3 of 7 Page A3 Rev B6
*				
*				



A




B



C



Temperature Sensor




Project/Equipment



Document



Designer	
Drawn by *	
Check by E.Orzes F.Martina Csaba S.Paschalis V.S.Baron	
Last Mod.	07/05/2025
File	SFP SchDoc
Print Date	16/05/2025 12:00:27
Sheet	4 of 7
Size	A3
Rev	*



Jitter Cleaner PLL



Project/Equipment		Designer	
Document		Drawn by *	
		E.Orzes F.Martina Csaba S.Paschalis V.S.Baron	
		Check by *	
		Last Mod.	07/05/2025
		File	P.I. SchDoc
		Print Date	16/05/2025 12:00:29
		Sheet	6 of 7
		Size	A3
		Rev	*

