










Temperature Sensor




Project/Equipment		Designer	
Document		Drawn by *	
		Check by *	
		Last Mod.	
		16/04/2025	
		File	
		SFP_SchDoc	
		Print Date	
		24/04/2025 16:28:43	
		Sheet	
		3 of 7	
		Rev	
		A3	





LA00 to LA33 (banks 43-45 on Virtex) are referenced to VADJ (1.8V)
GA0, GA1 are grounded. SCL, SDA (bank 64 on Virtex) are referenced to P3V3A


Project/Equipment			
Document		Designer	
		Drawn by *	
		Check by *	
		Last Mod.	24/04/2025
		File	FMC.SchDoc
		Print Date	24/04/2025 16:28:44
		Sheet	4 of 7
			A3





Project/Equipment		Designer	
Document		Drawn by *	
		Check by *	
		Last Mod.	15/04/2025
		File	PLL_SchDoc
		Print Date	24/04/2025 16:28:44
		Sheet	5 of 7
			A3









D-FF







Linear Regulators

refer to the datasheet for layout (pg. 21)

DC/DC Buck

12V to 3.6V / Iout max 3A

DC/DC Buck

3.3V to 2.058V / Iout max 6A

ADP7159ACPZ-04-R7

3.3V @ 2A Limited Output

ADP7159ACPZ-04-R7

3.3V @ 2A Limited Output

ADP7159ACPZ-04-R7

1.8V @ 2A Limited Output