



A




B

UpLink Tx





UpLink Rx





DownLink Rx



DownLink Tx




C



Project Options > Options >


- Allow ports to name nets (NO)
- Allow sheet entries to name nets (NO)
- Append sheet number to local nets (NO)
- Net identifier scope: Automatic (Hierarchical)
- Automatic cross reference disabled

Project/Equipment		Document		Designer	
				Drawn by *	
				Check by *	
				Last Mod.	24.04.2025
File	top.SchDoc	Print Date	16/05/2025 11:59:39	Sheet	1 of 7
				Size	A3
				Rev	*




Project/Equipment			
Document	*	Designer	
		Drawn by *	
		Check-by *	
		Last Mod.	07/05/2025
		File	phase-shifters.SchDoc
		Print Date	16/05/2025 11:59:39
		Sheet	2 of 7
*		Size	A3
*		Rev	#


A




B




C



D




Temperature Sensor




Project/Equipment

Document





Designer		
Drawn by *		
Check by *		
Last Mod. *		
File SFP SchDoc	07/05/2025	
Print Date 16/05/2025 11:59:40		Sheet 3 of 7
Spec A3	Rev *	



LA00 to LA33 (banks 43-45 on Virtex) are referenced to VADJ (1.8V)
GA0, GA1 are grounded. SCL, SDA (bank 64 on Virtex) are referenced to P3V3A

Project/Equipment	Designer
Document	Drawn by *
	Check by *
	Last Mod. 07/05/2025
File FMC.SchDoc	Print Date 16/05/2025 11:59:40
	Sheet 4 of 7
	Size A3 Rev *

Jitter Cleaner PLL




Project/Equipment		Designer	
Document		Drawn by *	
	*	Check by *	
		Last Mod. *	07/05/2025
File	P.II.SchDoc	Print Date	16/05/2025 11:59:41
Print Date	16/05/2025 11:59:41	Sheet	5 of 7
Rev	* A3	Size	Rev *


A

A



Bypass for Fanout power pins



Bypass for D-FF power pins



Fanout Buffer



Phase Stable Link




Project/Equipment	Phase Stable Link		
Document	Designer: E.Orzes	Drawn by: E.Orzes	
CDR, Fanout, D-FF	Check by: E.Orzes F.Martina S.Baron		
EP-ESE	Last Mod.: 06/05/2025		
CERN	File: Jane.SchDoc	Print Date: 16/05/2025 11:59:42	Sheet: 6 of 7
			Spec Rev: A3 1.0


A

A


Bypass for Fanout power pins




Bypass for D-FF power pins



Fanout Buffer




D-FF




Project/Equipment		Phase Stable Link	
Document	CDR, Fanout, D-FF	Designer	E.Orzes
EP-ESE		Drawn by	E.Orzes
		Check by	E.Orzes F.Martina S.Baron
		Last Mod.	06/05/2025
		File	Jane.SchDoc
		Print Date	16/05/2025 11:59:42
		Sheet	6 of 7
		Spec Rev	A3 1.0
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland			

A


Bypass for Fanout power pins




Bypass for D-FF power pins



Fanout Buffer



D-FF




Project/Equipment	Phase Stable Link
Document EP-ESE 	<p style="text-align: center;"><i>CDR, Fanout, D-FF</i></p> <p>European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland</p>
	Designer E.Orzas Drawn by E.Orzas Check by E.Orzas F.Martina S.Baron Last Mod. 06/05/2025 File lane.SchDoc Print Date 16/05/2025 11:59:42 Sheet 6 of 7


A

A


Bypass for Fanout power pins




Bypass for D-FF power pins



Fanout Buffer



D-FF



Project/Equipment Phase Stable Link



Project/Equipment	Phase Stable Link	
Document	CDR, Fanout, D-FF	Designer: E.Orzes
		Drawn by: E.Orzes
		Check by: E.Orzes F.Martina S.Baron
		Last Mod: 06/05/2025
		File: Jane.SchDoc
		Print Date: 16/05/2025 11:59:43
		Sheet: 6 of 7
		Page: A3 Rev: 1.0

