



This phase shifter has a bandwidth limitation of 2.2GHz (4.4Gbps)


To avoid stubs (i.e. traces where the signal does not have to flow), all vias and 0Ω jumpers are placed to avoid vias to become stubs. A stub obtained from a not used via adds about -j6Ω (PCB height 3mm @ 2.2GHz).






LA00 to LA33 (banks 43-45 on Virtex) are referenced to VADJ (1.8V).
GA0, GA1 are grounded. SCL, SDA (bank 64 on Virtex) are referenced to P3V3A.

Project/Equipment		Designer	
Document	Drawn by *	Check by *	
	Last Mod.	31/03/2025	
	File	FMC_SchDoc	
	Print Date	04/04/2025 19:16:45	Sheet 4 of 7
		A3	




Project/Equipment		Designer	
Document		Drawn by *	
		Check by *	
		Last Mod.	03/04/2025
		File	PLL_SchDoc
		Print Date	04/04/2025 19:16:46
		Sheet	5 of 7
			A3




Fanout Buffer

D-FF




Fanout Buffer

D-FF




Fanout Buffer


D-FF

Project/Equipment		Phase Stable Link	
Document		Designer E.Orzes	
		Drawn by E.Orzes	
		Check by E.Orzes F.Martina S.Barni	
		Last Mod. 03/04/2025	
		File Channel.SchDoc	
		Print Date 04/04/2025 19:16:48	
		Sheet 6 of 7	
		Scale A3 1.0	

CDR, Fanout, D-FF

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland





Linear Regulators

refer to the datasheet for layout (pg. 21)

ADP7159ACPZ-04-R7
3.3V @ 2A Limited Output

ADP7159ACPZ-04-R7
3.3V @ 2A Limited Output

ADP7159ACPZ-04-R7
1.8V @ 2A Limited Output

Project/Equipment		Phase Stable Link	
Document		Designer	E. Orzes
EP-ESE		Drawn by	E. Orzes
CERN		Check by	E. Orzes F. Martina S. Baran
		Last Mod.	04/04/2025
		File	power-sheet_SchDoc
		Print Date	04/04/2025 19:16:50
		Sheet	7 of 7
		Scale	A3 1.0