# MO-ALU

Informatica Industriale - 20 Luglio 2023

### Introduzione


Il sistema Multi-Operation ALU (MO-ALU) esegue le seguenti operazioni su due numeri A e B di Nb bits:

- SUM: Somma;
- CA2: Complemento a 2;
- SUB: Sottrazione.

Il sistema opera attraverso una Finite-State-Machine (CU) regolata da un singolo segnale.

Il sistema MO-ALU è dotato di:


- Reset: Asincrono e attivo basso;
- Enable: Sincrono e attivo alto.




### Introduzione

#### Scelte implementative:


- I numeri passati in ingresso vengono considerati in notazione CA2. Questo implica che, con Nb bits, si possono rappresentare tutti i numeri compresi in  $[-2^{Nb-1}, 2^{Nb-1}-1]$ ;
- È possibile svolgere più operazioni di seguito su gli stessi numeri memorizzati;
- Il sistema è dotato di un controllo per determinare se un'operazione possa causare un Overflow o un Underflow. In queste situazioni, il sistema restituirà 0 come risultato;
- L'operazione da svolgere viene determinata tramite l'unico segnale in ingresso della CU.





### Schema Circuitale




### Schema Circuitale













#### NB ADDER



CA2







#### **FSMs**


CU\_REG\_IN gestisce la fase di lettura abilitando i registri dei due numeri da memorizzare.

#### Input:

- control\_bit;
- count\_a;
- count\_b;

#### Outputs:

- en\_a <= outs(3);</li>
- en\_b <= outs(2);
- reset\_counter <= outs(1);</li>
- read\_complete<= outs(0).



#### FSMs


CU\_ALU gestisce la fase di operazione selezionando le operazioni da svolgere sui numeri memorizzati.

#### Input:

- read\_complete;
- count\_o;
- operation\_code(0:2);
- write\_complete.

#### Outputs:

- en\_op <= outs(6);
- reset\_counter <= outs(5);</li>
- op\_a <= outs(3:4);
- op\_b <= outs(1:2);
- op\_complete<= outs(0).



### **FSMs**


CU\_REG\_OUT gestisce la fase di scrittura abilitando il registro del risultato ottenuto.

#### Input:

• op\_complete.

#### Outputs:


- en\_r <= outs(1);
- write\_complete <= outs(0).



RX → SUM → CA2 → RESET

- A := "0101" = 5
- B := "1100" = -4


Risultato atteso : Result := "0001" → "1011"



RX → SUM → RESET

- A := "0111" = 7
- B := "0011" = 3


Risultato atteso: Result:= "0000" (Overflow)



RX → CA2 → RESET

- A := "1111" = -8
- B := "0011" = 3


Risultato atteso: Result:= "0000" (Lowest value)



RX → SUB → RESET

- A := "0111" = 7
- B := "0011" = 3


Risultato atteso: Result := "0100"



RX → SUB → RESET

- A := "1011" = -5
- B := "0100" = 4


Risultato atteso: Result := "0000" (Underflow)



RX → ??? → RESET

- A := "1011" = -5
- B := "0100" = 4

Risultato atteso: Result:= "0000" (Wrong Operation Code)



```
: MO ALU
   -- Title
   -- Design
                : MO¯ALU
   -- Author
                : e.papa6@campus.unimib.it & d.gargaro@campus.unimib.it
                : Universita' degli Studi di Milano Bicocca
   -- Company
    -- Description :
    library IEEE;
    use IEEE.std_logic_1164.all;
16
    entity MO_ALU is
        generic (Nb : integer);
18
19
        port(
            clk : in STD LOGIC;
20
21
            reset : in STD_LOGIC;
22
            enable : in STD LOGIC;
23
            data_in : in STD_LOGIC;
            control_bit : in STD_LOGIC;
24
            a : out STD_LOGIC_VECTOR(Nb-1 downto 0);
25
26
            b : out STD_LOGIC_VECTOR(Nb-1 downto 0);
            result : out STD LOGIC VECTOR(Nb-1 downto 0);
27
            state_reg_in : out STD_LOGIC_VECTOR(5 downto 0);
28
            state_alu : out STD_LOGIC_VECTOR(5 downto 0);
29
            state_reg_out : out STD_LOGIC_VECTOR(5 downto 0)
30
31
        );
32
    end MO ALU;
```

```
architecture MO_ALU_behavior of MO_ALU is
35
36
        component REG IN is
            generic(Nb : integer);
37
38
            port(
                clk : in STD LOGIC;
39
40
                reset : in STD LOGIC;
                enable sipo a : in STD LOGIC;
41
                enable_sipo_b : in STD_LOGIC;
42
                data in : in STD LOGIC;
43
                data_out_a : out_STD_LOGIC_VECTOR(Nb-1 downto 0);
44
                data_out_b : out STD_LOGIC_VECTOR(Nb-1 downto 0)
45
46
            );
        end component REG_IN;
47
48
49
        component ALU is
50
            generic (Nb : integer);
51
            port(
52
                a : in STD_LOGIC_VECTOR(Nb-1 downto 0);
53
                b : in STD_LOGIC_VECTOR(Nb-1 downto Θ);
                op_a : in STD_LOGIC_VECTOR(1 downto 0);
54
55
                op b : in STD LOGIC VECTOR(1 downto 0);
56
                r : out STD LOGIC VECTOR(Nb-1 downto 0)
57
            );
58
59
        end component ALU;
```

```
component REG_OUT is
    generic(Nb : integer);
    port(
        clk : in STD_LOGIC;
        reset : in STD_LOGIC;
        enable_pipo_r : in STD_LOGIC;
        data_in : in STD_LOGIC_VECTOR(Nb-1 downto 0);
        data_out : out STD_LOGIC_VECTOR(Nb-1 downto 0)
    );
end component REG_OUT;
```

GARGARO DAVID | PAPA EMANUELE 28

59

60

61

62

63

64

65

66

67

68

69

70

```
70
71
72
73
74
                       component CU is
                                   generic (Nb : integer);
                                   port(
                                               clk : in STD_LOGIC;
75
76
77
78
                                               reset : in STD_LOGIC;
                                             reset : in STD_LOGIC;
enable : in STD_LOGIC;
control_bit : in STD_LOGIC;
enable_a : out STD_LOGIC;
enable_b : out STD_LOGIC;
op_a : out STD_LOGIC_VECTOR(1 downto 0);
op_b : out STD_LOGIC_VECTOR(1 downto 0);
enable_r : out STD_LOGIC;
state_reg_in : out STD_LOGIC_VECTOR(5 downto 0);
state_alu : out STD_LOGIC_VECTOR(5 downto 0);
state_reg_out : out STD_LOGIC_VECTOR(5 downto 0)
79
80
81
82
83
84
85
86
                                   );
87
                       end component CU;
88
```

```
begin
 99
100
           r_in : REG_IN generic map (Nb) port map (clk, reset, enable_a, enable_b, data_in, reg_data_out_a, reg_data_out_b);
           op_alu : ALU generic map (Nb) port map (reg_data_out_a, reg_data_out_b, op_a, op_b, alu_data_out);
r_out : REG_OUT generic map (Nb) port map (clk, reset, enable_r, alu_data_out, result);
101
102
103
           fsm : CU generic map (Nb) port map (clk, reset, enable, control_bit, enable_a, enable_b, op_a, op_b, enable_r, state_reg_in, state_alu, state_reg_out);
104
105
106
           a <= reg_data_out_a;
           b <= reg_data_out_b;</pre>
107
108
109
      end MO_ALU_behavior;
110
```