Register Machines

Better for most purposes than stack machines

- closer to modern CPUs (RISC architecture)
- closer to control-flow graphs
- simpler than stack machine (but register set is finite)

Examples:

ARM architecture

RISC V: http://riscv.org/

Directly Addressable RAM

large - slow even with cache

A **few fast** registers

R0,R1,...,R31

Basic Instructions of Register Machines

$$R_i \leftarrow m[R_j]$$
 load

$$m[R_i] \leftarrow R_i$$
 store

$$R_i \leftarrow R_i^* R_k$$
 compute for an operation *

Efficient register machine code uses as few loads and stores as possible.


State Mapped to Register Machine

Both dynamically allocated heap and stack expand Heap is **more general**:

- Can allocate, read/write, deallocate, in any order
- Garbage Collector does deallocation automatically
 - Must be able to find free space among used one, group free blocks into larger ones (compaction),...

Stack is efficient: top of stack pointer (SP) is a register

- allocation is simple: increment, decrement
- to allocate N bytes on stack (push): SP := SP N
- to deallocate N bytes on stack (pop): SP := SP + N



Exact picture varies depend on hardware, OS, language runtime

WASM vs General Register Machine Code Naïve Correct Translation

WASM:

imul.32

Register Machine:

$$R1 \leftarrow m[SP]$$

$$SP = SP + 4$$

$$R2 \leftarrow m[SP]$$

$$m[SP] \leftarrow R2$$

Register Allocation