

Figure 3-1: Zynq UltraScale+ MPSoC Top-Level Block Diagram