Review: New-School Machine Structures

Software

Parallel Requests
 Assigned to computer
 e.g., Search "Katz"


Parallel Threads
 Assigned to core
 e.g., Lookup, Ads

Parallel Instructions
 >1 instruction @ one time
 e.g., 5 pipelined instructions

Parallel Data
 >1 data item @ one time
 e.g., Add of 4 pairs of words

Hardware descriptions
 All gates @ one time

Programming Languages



Review: Direct-Mapped Cache

- All fields are read as unsigned integers.
- Index
 - specifies the cache index (or "row"/block)
- Tag
 - distinguishes betw the addresses that map to the same location
- Offset

specifies which byte within the block we want

ttttttttttttt

tag to check if have correct block index to select block byte offset within block

TIO Eddie's great cache mnemonic

```
AREA (cache size, B)
 = HEIGHT (# of blocks)
```

 $2^{(H+W)} = 2^{H} * 2^{W}$


* WIDTH (size of one block, B/block)

Tag Index Offset

(size of one block, B/block)

Addr size (often 32 bits)

> **HEIGHT** (# of blocks)



Memory Access without Cache

- Load word instruction: lw \$t0, 0(\$t1)
- \$\t1 contains 1022_{ten,} Memory[1022] =
 99
 - 1. Processor issues address 1022_{ten} to Memory
 - 2. Memory reads word at address 1022_{ten} (99)
 - 3. Memory sends 99 to Processor
 - 4. Processor loads 99 into register \$t1

Memory Access with Cache

- Load word instruction: 1w \$t0, 0(\$t1)
- \$t1 contains 1022_{ten} Memory[1022] = 99
- With cache (similar to a hash)
 - 1. Processor issues address 1022_{ten} to Cache
 - 2. Cache checks to see if has copy of data at address 1022_{ten}
 - 2a. If finds a match (Hit): cache reads 99, sends to processor
 - 2b. No match (Miss): cache sends address 1022 to Memory
 - Memory reads 99 at address 1022_{ten}
 - II. Memory sends 99 to Cache
 - III. Cache replaces word with new 99
 - IV. Cache sends 99 to processor
 - 3. Processor loads 99 into register \$t1

Caching Terminology


- When reading memory, 3 things can happen:
 - cache hit:
 cache block is valid and contains proper address, so read desired word
 - cache miss:
 nothing in cache in appropriate block, so fetch from memory
 - cache miss, block replacement:
 wrong data is in cache at appropriate block,
 so discard it and fetch desired data from
 memory (cache always copy)

Cache Terms

- Hit rate: fraction of access that hit in the cache
- Miss rate: 1 Hit rate
- Miss penalty: time to replace a block from lower level in memory hierarchy to cache
- Hit time: time to access cache memory (including tag comparison)
- Abbreviation: "\$" = cache (A Berkeley innovation!)

Accessing data in a direct mapped cache

- Ex.: 16KB of data,direct-mapped,4 word blocks
 - Can you work out height, width, area?
- Read 4 addresses
 - 1. 0x0000014
 - $2.0 \times 0000001C$
 - 3.0x00000034
 - $4. 0 \times 00008014$
- Memory vals here:



Accessing data in a direct mapped cache


- 4 Addresses:
 - □ 0x00000014, 0x0000001C, 0x00000034, 0x00008014

16 KB Direct Mapped Cache, 16B blocks

 Valid bit: determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

<u>Valid</u>					
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0					
1					
2					
3					
4					
2 3 4 5 6					
6)				
7	O				
•••			•••		
1022					
1023	<u> </u>				


1. Read 0x00000014




So we read block 1 (000000001)




No valid data



So load that data into cache, setting tag, valid



Read from cache at offset, return word b



2. Read 0x000001C = 0...00 0..001 1100

0000000001 Index field Offset


Index		Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	C	b	a
2	0					
	0					
	0					
5	0					
6	0					
7	0					
•••				•••		
1022 1023	0					
1023	0					

Index is Valid

10230

000000001 Tag field Index field Offset Valigo 0x4-70x0 - 30x8-b0xc-f Tag Index b 23456 0 10220

Index valid, Tag Matches




Index Valid, Tag Matches, return d 000000000000000000 000000001 Index field Offset Tag field 0x4-70x8-b0x0-30xc-f Index **lag** 6 ••• ... 10220 10230


3. Read 0x00000034 = 0...00 0..011 0100

Valid		1				
Index 7		Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1		0	d	C	b	a
2	0					
3	0					
4	0					
2 3 4 5 6	0					
6	0					
7	0					
•••				•••		
1022	0					
1023	0					


So read block 3



No valid data



Load that cache block, return word f



4. Read 0x00008014 = 0...10 0..001 0100

vanu		0 £	00 h	04 7	00 2	
Index	<u> </u>	Tag	UXC-I	d-6xU	0x4-7	UXU-3
0	0					
1	1	0	d	C	b	а
2	0					
2 3	1	0	h	Q	f	е
	0					
5	0					
6	0					
7	0					
•••				•••		
1022						
1023	0					

So read Cache Block 1, Data is Valid

000000001

Valloo Tag field Index field Offset

index		Tag	0xc-f	d-8x0	0x4-7	0x0-3
\	0					
\ 1	1	0	d	C	b	a
2	0					
2 3		0	h	g	f	е
4 5	0					
5	0					
6	0					
7	0					
•••				•••		
1022						
1022 1023	0					

Cache Block 1 Tag does not match (0 != 2)




Miss, so replace block 1 with new data & tag



And return word J

0000000000000010 000000001



Do an example yourself. What happens?

Chose from: Cache: Hit, Miss, Miss w. replace

Values returned: a ,b, c, d, e, ..., k, I

- Read address 0x00000000 ?
 0000000000000000 000000011 0000

...

Inde	ali X	d _{Tag}	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1		2		k		
2	0					
3		0	h	g	f	е
4	0					
5	0					
6	0					
7	0					

Answers

- 0x0000030 a <u>hit</u>
 Index = 3, Tag matches,
 Offset = 0, value = e
- 0x000001c a miss
 Index = 1, Tag mismatch, so replace from memory,

Offset = 0xc, value = d

Since reads, values
 must = memory values
 whether or not cached:

Memory Address (hex) Value of Word

0000010	a
0000014	b
0000018	C
000001C	d






Administrivia

- Midterm 1
- Lab 3
- HW 2

Multiword-Block Direct-Mapped Cache

Four words/block, cache size = 4K words



What kind of locality are we taking advantage of?

Peer Instruction

- 1) Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- 2) All caches take advantage of spatial locality.
- 3) All caches take advantage of temporal locality.

```
123
```



- Tqq **a**)
- **b**) FTF
- b) $\mathbf{F}\mathbf{T}\mathbf{T}$
- TFF
- C)
- d) TFT
- TTF
- TTT

Peer Instruction Answer

- 1) "We are...forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less accessible." von Neumann, 1946
- 2) Block size = 1, no spatial!
- 3) That's the <u>idea</u> of caches; We'll need it again soon.
- 1) Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- 2) the caches take advantage of partial lecality.
- 3) All caches take advantage of time rationality.

a) FFF
a) FFT
b) FTF
b) FTT
c) TFF
d) TFT
e) TTF
e) TTT

And in Conclusion...

- Mechanism for transparent movement of data among levels of a storage hierarchy
 - set of address/value bindings
 - address ⇒ index to set of candidates
 compare desired address with tag
 service hit or miss
 load new block and binding on miss

0		tag 00000000		dex 00000000	offset
V	ali <mark>l 00</mark> Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	1 0	d	С	b	a
2 3					