#### **Datapath Control Signals**

ExtOp: "zero", "sign"

• ALUsrc:  $0 \Rightarrow \text{regB}$ ;

 $1 \Rightarrow immed$ 

ALUctr: "ADD", "SUB", "OR"


• MemWr:  $1 \Rightarrow$  write memory

• MemtoReg:  $0 \Rightarrow ALU$ ;  $1 \Rightarrow Mem$ 


• nPC sel:  $0 \Rightarrow$  "+4";  $1 \Rightarrow$  "br"

• RegDst:  $0 \Rightarrow$  "rt";  $1 \Rightarrow$  "rd"


• RegWr:  $1 \Rightarrow$  write register



# Where Do Control Signals Come From?



#### P&H Figure 4.17



#### Summary of the Control Signals (1/2)


```
Register Transfer
<u>inst</u>
        R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
add
        ALUSTC=RegB, ALUCTT="ADD", RegDst=rd, RegWr, nPC sel="+4"
        R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
sub
         ALUsrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC sel="+4"
        R[rt] \leftarrow R[rs] + zero ext(Imm16); PC \leftarrow PC + 4
ori
         ALUsrc=Im, Extop="Z", ALUctr="OR", RegDst=rt, RegWr, nPC sel="+4"
lw
         R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
         ALUSTC=Im, Extop="sn", ALUCTT="ADD", MemtoReg, RegDst=rt, RegWr,
         nPC sel = "+4"
        MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
         ALUsrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC sel = "+4"
         if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16)] || 00
bea
         else PC \leftarrow PC + 4
         nPC sel = "br", ALUctr = "SUB"
```

#### Summary of the Control Signals (2/2)

See ·		→ func	10 0000	10 0010		We D	on't Care	:-)		
Appendix .	A	—— ор	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
			add	sub	ori	lw	sw	beq	jump	
R		gDst	1	1	0	0	Х	х	х	
	ALUSrc MemtoReg		0	0	1	1	1	0	х	
			0	0	0	1	х	х	х	
	Re	gWrite	1	1	1	1	0	0	0	
	Me	mWrite	0	0	0	0	1	0	0	
	nP	Csel	0	0	0	0	0	1	5	
	Jun	np	0	0	0	0	0	0	1	
	Ext	Ор	Х	х	0	1	1	х	х	
	AL	Jctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	х	
3		1 26	2:	1	16	11	6		0	
R-type	• [	ор	rs	rt		rd	shamt	fund	ct add	l, sub
l-type	уре ор		rs	rt	immediate			ori, lw, sw, beq		
J-type op					target address jun					np

# **Boolean Exprs for Controller**


Instruction<31:0>



```
add = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>3</sub> • ~func<sub>2</sub> • ~func<sub>1</sub> • ~func<sub>0</sub> sub = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>3</sub> • ~func<sub>2</sub> • func<sub>1</sub> • ~func<sub>0</sub>
```

How do we implement this in gates?

# **Controller Implementation**




#### **Boolean Exprs for Controller**


```
= add + sub
RegDst
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq
ALUctr[1] = ori
(assume ALUctr is 00 ADD, 01 SUB, 10 OR)
```

How do we implement this in gates?

# **Controller Implementation**




#### Call home, we've made HW/SW contact!




```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
    $t0, 0($2)
  $t1, 4($2)
sw $t1, 0($2)
    $t0, 4($2)
SW
0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
    0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
          Register File
            ALU
```

#### Review: Single-cycle Processor

- Five steps to design a processor:
  - 1. Analyze instruction set → datapath requirements
  - Select set of datapath components & establish clock methodology
  - 3. Assemble datapath meeting the requirements



- 5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits



# Single Cycle Performance

- Assume time for actions are
  - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
   Want increased clock rate to mean faster programs

## Single Cycle Performance

- Assume time for actions are
  - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
   Want increased clock rate to mean faster programs

#### Gotta Do Laundry

 Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away



Washer takes 30 minutes




- Dryer takes 30 minutes
- "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers








# Sequential Laundry




Sequential laundry takes
 8 hours for 4 loads

# Pipelined Laundry




# Pipelining Lessons (1/2)



- Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire workload
- <u>Multiple</u> tasks operating simultaneously using different resources
- Potential speedup = <u>Number</u> <u>pipe stages</u>
- Time to "fill" pipeline and time to "drain" it reduces speedup:
   2.3X v. 4X in this example

# Pipelining Lessons (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by <u>slowest</u> pipeline stage
- Unbalanced lengths of pipe stages reduces speedup

#### Steps in Executing MIPS

- 1) <a href="IFtch">IFtch</a>: <a href="Instruction">Instruction</a> <a href="Fetch">Fetch</a>, <a href="Instruction">Increment</a> <a href="PC">PC</a>
- 2) <u>Dcd</u>: Instruction <u>Decode</u>, Read Registers
- 3) <u>Exec</u>:

Mem-ref: Calculate Address

Arith-log: Perform Operation


#### 4) Mem:

Load: Read Data from Memory


Store: Write Data to Memory

5) WB: Write Data Back to Register

# Single Cycle Datapath




# Pipeline registers





- Need registers between stages
  - To hold information produced in previous cycle

# More Detailed Pipeline




# IF for Load, Store, ...






# ID for Load, Store, ...

lw
Instruction decode




#### **EX for Load**







#### **MEM** for Load



# WB for Load – Oops!



# **Corrected Datapath for Load**



#### Peer Instruction

- 1) Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my shirt.
- 2) Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).
- 3) We can <u>rely on compilers</u> to help us avoid data hazards by reordering instrs.

123

a: FFF

b: FFT

b: FTF

c: FTT

c: TFF

d: TFT

d: TTF

e: TTT

#### So, in conclusion

- You now know how to implement the control logic for the single-cycle CPU.
  - (actually, you already knew it!)
- Pipelining improves performance by increasing instruction throughput: exploits ILP
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Next: hazards in pipelining:
  - Structure, data, control