Top-down Microarchitecture Analysis through Linux perf and toplev tools

Ahmad Yasin
CPU Architect, Intel Corporation

Haifa::C++ Meetup
March 14th, 2018



Outline

- Motivation & Background
- Top-down Microarchitecture Analysis (TMA)
- Demo 1: Linux's perf stat
- TMA Hierarchy and Locating Issues
- Demo 2: pmu-tools/toplev
- Summary & reference

Skylake processor & memory subsystem





Figure 1. Skylake block diagram with zoom into cache and memory subsystem. The memory subsystem is shown with the eDRAM-based memory side cache.

Source: Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake. Jack Doweck, Wen-Fu Kao, Allen Kuan-yu Lu, Julius Mandelblat, Anirudha Rahatekar, Lihu Rappoport, Efraim Rotem, Ahmad Yasin, Adi Yoaz. IEEE Micro, Volume 37, Issue 2, 2017. [IEEE]


Modern Out-of-Order cores

- Pipelined
- Superscalar
- OOO Execution
- Speculation
- Multiple Caches
- Memory Pre-fetching and Disambiguation
- Vector Operations



Source: Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems. Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben-Asher, Avi Mendelson. In ACM Transactions on Architecture and Code Optimization (TACO) Journal, Volume 13 Issue 4, December 2016

Wait... That was over simplified



Source: Inside 6th generation Intel Core code named Skylake: New Microarchitecture and Power Management, Jack Doweck, Ittai Anati, David Blythe, Hong Jiang, Wen-fu Kao, Julius Mandelblat, Lihu Rappoport, Efraim Rotem, Ahmad Yasin. Hot Chips 2016.

From 100s of performance counters (events)

Performance Monitoring Events for the Sixth Generation Intel Core Processors Based on the Skylake Microarchitecture - V36

INST RETIRED.ANY CPU CLK UNHALTED.THREAD CPU CLK UNHALTED.THREAD ANY CPU CLK UNHALTED.REF TSC LD_BLOCKS.STORE_FORWARD LD BLOCKS.NO SR LD BLOCKS PARTIAL ADDRESS ALIAS DTLB LOAD MISSES.MISS CAUSES A WALK DTLB LOAD MISSES, WALK COMPLETED 4K DTLB LOAD MISSES,WALK COMPLETED 2M 4M DTLB LOAD MISSES.WALK COMPLETED 1G DTLB LOAD MISSES,WALK COMPLETED DTLB LOAD MISSES.WALK PENDING DTLB_LOAD_MISSES.WALK_ACTIVE DTLB LOAD MISSES.STLB HIT INT MISC.RECOVERY CYCLES INT MISCRECOVERY CYCLES ANY INT MISC.CLEAR RESTEER CYCLES UOPS ISSUED.ANY UOPS ISSUED.STALL CYCLES UOPS ISSUED.VECTOR WIDTH MISMATCH UOPS ISSUED.SLOW LEA ARITH, DIVIDER ACTIVE L2 ROSTS.DEMAND DATA RD MISS L2 ROSTS.RFO MISS L2 ROSTS.CODE RD MISS L2_RQSTS.ALL_DEMAND_MISS L2_RQSTS.PF_MISS L2 ROSTS.MISS L2 ROSTS.DEMAND DATA RD HIT L2 ROSTS.RFO HIT L2_RQSTS.CODE_RD_HIT L2 ROSTS.PF HIT L2 ROSTS.ALL DEMAND DATA RD L2 ROSTS.ALL RFO L2_RQSTS.ALL_CODE_RD L2_RQSTS.ALL_DEMAND_REFERENCES L2 ROSTS.ALL PF L2 ROSTS.REFERENCES LONGEST LAT CACHE.MISS LONGEST LAT CACHE.REFERENCE SW PREFETCH ACCESS.NTA SW PREFETCH ACCESS.TO SW PREFETCH ACCESS.T1 T2 SW PREFETCH ACCESS.PREFETCHW CPU CLK UNHALTED.THREAD P CPU CLK UNHALTED.THREAD P ANY CPU CLK UNHALTED.RINGO TRANS CPU CLK THREAD UNHALTED.REF XCLK CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY

CPU CLK UNHALTED.REF XCLK CPU CLK UNHALTED.REF XCLK ANY CPU CLK THREAD UNHALTED.ONE THREAD ACTIVE CPU CLK UNHALTED.ONE THREAD ACTIVE L1D PEND MISS.PENDING L1D PEND MISS, PENDING CYCLES L1D PEND MISS.PENDING CYCLES ANY L1D PEND MISS.FB FULL DTLB_STORE_MISSES.MISS_CAUSES_A_WALK DTLB STORE MISSES.WALK COMPLETED 4K DTLB STORE_MISSES.WALK_COMPLETED_2M_4M DTLB STORE MISSES, WALK COMPLETED 1G DTLB STORE MISSES.WALK COMPLETED DTLB STORE MISSES.WALK PENDING DTLB STORE MISSES, WALK ACTIVE DTLB STORE MISSES.STLB HIT LOAD HIT PRESW PF EPT.WALK PENDING L1D.REPLACEMENT TX MEM.ABORT CONFLICT TX MEM.ABORT CAPACITY TX MEM.ABORT HLE STORE TO ELIDED LOCK TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY TX MEM.ABORT HLE ELISION BUFFER MISMATCH TX MEM.ABORT HLE ELISION BUFFER UNSUPPORTED ALIG TX MEM.HLE ELISION BUFFER FULL TX EXEC.MISC1 TX EXEC.MISC2 TX EXEC.MISC3 TX EXEC.MISC4 TX EXEC.MISC5 RS EVENTS.EMPTY CYCLES RS EVENTS.EMPTY END OFFCORE REQUESTS OUTSTANDING, DEMAND DATA RD OFFCORE REQUESTS OUTSTANDING.CYCLES WITH DEMAN OFFCORE REQUESTS OUTSTANDING, DEMAND DATA RD GE OFFCORE REQUESTS OUTSTANDING, DEMAND CODE RD OFFCORE REQUESTS OUTSTANDING, CYCLES WITH DEMAN OFFCORE REQUESTS OUTSTANDING.DEMAND RFO

OFFCORE REQUESTS OUTSTANDING.CYCLES WITH DEMAN

OFFCORE REQUESTS OUTSTANDING.CYCLES WITH DATA R

OFFCORE REQUESTS OUTSTANDING.L3 MISS DEMAND DA

OFFCORE REQUESTS OUTSTANDING.ALL DATA RD

D RFO

OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MIS CYCLE_ACTIVITY.STALLS_TOTAL S DEMAND DATA RD OFFCORE REQUESTS OUTSTANDING.L3 MISS DEMAND DA CYCLE ACTIVITY.STALLS L3 MISS TA RD GE 6 IDO.MITE UOPS IDO.MITE CYCLES IDO.DSB UOPS IDO.DSB CYCLES IDO.MS DSB CYCLES IDQ.ALL_DSB_CYCLES_4_UOPS IDO.ALL DSB CYCLES ANY UOPS IDO.MS MITE UOPS IDO.ALL MITE CYCLES 4 UOPS IDO.ALL MITE CYCLES ANY UOPS IDO.MS CYCLES IDO.MS SWITCHES IDO.MS UOPS ICACHE 16B.IFDATA STALL ICACHE 64B.IFTAG HIT ICACHE 64B.IFTAG MISS ICACHE 64B.IFTAG STALL ITLB MISSES.MISS_CAUSES_A_WALK ITLB_MISSES.WALK_COMPLETED_4K ITLB MISSES.WALK COMPLETED 2M 4M ITLB MISSES.WALK COMPLETED 1G ITLB MISSES, WALK COMPLETED ITLB MISSES, WALK PENDING ITLB MISSES.WALK ACTIVE ITLB MISSES.STLB HIT ILD STALL.LCP IDO UOPS NOT DELIVERED.CORE IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE UOPS_EXECUTED.CORE_CYCLES_GE_1 IDO UOPS NOT DELIVERED.CYCLES LE 1 UOP DELIV.CORE UOPS EXECUTED.CORE CYCLES GE 2 IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE_UOPS_EXECUTED.CORE_CYCLES_GE_3 IDO UOPS NOT DELIVERED.CYCLES LE 3 UOP DELIV.CORE UOPS EXECUTED.CORE CYCLES GE 4 IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK UOPS_DISPATCHED_PORT.PORT_0 UOPS DISPATCHED PORT.PORT 1 UOPS DISPATCHED PORT.PORT 2 UOPS DISPATCHED PORT.PORT 3 UOPS DISPATCHED PORT.PORT 4 UOPS DISPATCHED PORT.PORT 5 UOPS DISPATCHED PORT.PORT 6 UOPS DISPATCHED PORT.PORT 7 RESOURCE STALLS.ANY RESOURCE STALLS.SB CYCLE ACTIVITY.CYCLES L2 MISS CYCLE ACTIVITY.CYCLES L3 MISS

CYCLE ACTIVITY.STALLS L2 MISS CYCLE ACTIVITY.CYCLES L1D MISS CYCLE_ACTIVITY.STALLS_L1D_MISS CYCLE ACTIVITY.CYCLES MEM ANY CYCLE ACTIVITY.STALLS MEM ANY EXE ACTIVITY.EXE BOUND 0 PORTS EXE ACTIVITY.1 PORTS UTIL EXE ACTIVITY.2 PORTS UTIL EXE ACTIVITY.3 PORTS UTIL EXE ACTIVITY.4 PORTS UTIL EXE ACTIVITY.BOUND ON STORES LSD.UOPS LSD.CYCLES ACTIVE LSD.CYCLES 4 UOPS DSB2MITE SWITCHES, PENALTY CYCLES ITLB.ITLB FLUSH OFFCORE_REQUESTS.DEMAND_DATA_RD OFFCORE REQUESTS.DEMAND CODE RD OFFCORE REQUESTS.DEMAND RFO OFFCORE REQUESTS.ALL DATA RD OFFCORE REQUESTS.L3 MISS DEMAND DATA RD OFFCORE REQUESTS.ALL REQUESTS UOPS EXECUTED.THREAD UOPS EXECUTED.STALL CYCLES UOPS EXECUTED.CYCLES GE 1 UOP EXEC UOPS EXECUTED.CYCLES GE 2 UOPS EXEC UOPS EXECUTED.CYCLES GE 3 UOPS EXEC UOPS EXECUTED.CYCLES GE 4 UOPS EXEC UOPS EXECUTED.CORE UOPS EXECUTED.CORE CYCLES NONE UOPS EXECUTED.X87 OFFCORE REQUESTS BUFFER.SO FULL OFFCORE RESPONSE TLB FLUSH.DTLB THREAD TLB FLUSH.STLB ANY INST RETIRED, ANY P INST RETIRED.PREC DIST INST RETIRED.TOTAL CYCLES PS OTHER ASSISTS.ANY UOPS RETIRED.RETIRE SLOTS UOPS RETIRED.STALL CYCLES UOPS RETIRED.TOTAL CYCLES

MACHINE CLEARS.COUNT MACHINE CLEARS.MEMORY ORDERING MACHINE CLEARS.SMC BR INST RETIRED.ALL BRANCHES BR INST RETIRED.CONDITIONAL BR INST RETIRED.NEAR CALL BR INST RETIRED.ALL BRANCHES PEBS BR INST RETIRED.NEAR RETURN BR INST RETIRED, NOT TAKEN BR INST RETIRED.NEAR TAKEN BR INST RETIRED.FAR BRANCH BR MISP RETIRED.ALL BRANCHES BR MISP RETIRED.CONDITIONAL BR MISP RETIRED.NEAR CALL BR MISP RETIRED.ALL BRANCHES PEBS BR MISP RETIRED.NEAR TAKEN FRONTEND RETIRED.DSB MISS FRONTEND RETIRED.L1I MISS FRONTEND RETIRED.L2 MISS FRONTEND RETIRED, ITLB MISS FRONTEND RETIRED,STLB MISS FRONTEND RETIRED.LATENCY GE 2 FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2 FRONTEND RETIRED.LATENCY GE 4 FRONTEND RETIRED.LATENCY GE 8 FRONTEND RETIRED.LATENCY GE 16 FRONTEND RETIRED.LATENCY GE 32 FRONTEND RETIRED.LATENCY GE 64 FRONTEND RETIRED.LATENCY GE 128 FRONTEND RETIRED.LATENCY GE 256 FRONTEND RETIRED.LATENCY GE 512 FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1 FRONTEND RETIRED.LATENCY GE 2 BUBBLES GE 3 FP ARITH INST RETIRED.SCALAR DOUBLE FP ARITH INST RETIRED.SCALAR SINGLE FP ARITH INST RETIRED.128B PACKED DOUBLE FP ARITH INST RETIRED.128B PACKED SINGLE FP ARITH INST RETIRED,256B PACKED DOUBLE FP ARITH INST RETIRED.256B PACKED SINGLE HLE RETIRED.START HLE RETIRED.COMMIT HLE RETIRED.ABORTED HLE RETIRED.ABORTED MEM HLE RETIRED.ABORTED TIMER HLE RETIRED.ABORTED UNFRIENDLY HLE RETIRED.ABORTED MEMTYPE HLE RETIRED, ABORTED EVENTS

RTM RETIRED.START RTM RETIRED.COMMIT RTM RETIRED.ABORTED RTM RETIRED.ABORTED MEM RTM RETIRED.ABORTED TIMER RTM RETIRED.ABORTED UNFRIENDLY RTM RETIRED.ABORTED MEMTYPE RTM RETIRED.ABORTED EVENTS FP ASSISTANY HW INTERRUPTS.RECEIVED ROB MISC EVENTS.LBR INSERTS MEM TRANS RETIRED, LOAD LATENCY GT 4 MEM TRANS RETIRED.LOAD LATENCY GT 8 MEM TRANS RETIRED.LOAD LATENCY GT 16 MEM TRANS RETIRED.LOAD LATENCY GT 32 MEM TRANS RETIRED.LOAD LATENCY GT 64 MEM TRANS RETIRED, LOAD LATENCY GT 128 MEM TRANS RETIRED, LOAD LATENCY GT 256 MEM TRANS RETIRED, LOAD LATENCY GT 512 MEM INST RETIRED.STLB MISS LOADS MEM INST RETIRED.STLB MISS STORES MEM INST RETIRED.LOCK LOADS MEM INST RETIRED.SPLIT LOADS MEM INST RETIRED.SPLIT STORES MEM INST RETIRED.ALL LOADS MEM INST RETIRED.ALL STORES MEM LOAD RETIRED.L1 HIT MEM LOAD RETIRED.L2 HIT MEM LOAD RETIRED.L3 HIT MEM LOAD RETIRED.L1 MISS MEM LOAD RETIRED.L2 MISS MEM LOAD RETIRED.L3 MISS MEM LOAD RETIRED.FB HIT MEM LOAD L3 HIT RETIRED.XSNP MISS MEM LOAD L3 HIT RETIRED, XSNP HIT MEM LOAD L3 HIT RETIRED, XSNP HITM MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE MEM LOAD MISC RETIRED.UC BACLEARS.ANY L2 TRANS.L2 WB L2 LINES IN.ALL L2 LINES OUT.SILENT L2 LINES OUT.NON SILENT L2 LINES OUT.USELESS PREF L2 LINES OUT, USELESS HWPF SQ_MISC.SPLIT_LOCK

Source: https://download.01.org/perfmon/

To: Abstracted Metrics (~few dozens)

Abstracted Metrics wrap Generational uarch and PMU differences which helps to standarize Performance Analysis



Source: https://download.01.org/perfmon/TMA_Metrics.xlsx

Performance Analysis

Top-down Microarchitecture Analysis (TMA)


What is Performance Analysis?

A definition

- "A performance analysis methodology is a procedure that you can follow to analyze system or application performance. These generally provide a starting point and then guidance to root cause, or causes. Different methodologies are suited for solving different classes of issues, and you may try more than one before accomplishing your goal.
- Analysis without a methodology can become a fishing expedition, where metrics are examined ad hoc, until the issue is found if it is at all."


Source: Brendan D. Gregg,

http://www.brendangregg.com/methodology.html



Skylake Core

+ an instruction cache miss in next function g()



Front-end of processor pipeline

Back-end of processor pipeline

> A data cache miss in current function, say f()

TMA is designed to help developer to focus on areas that matter



Challenges

Naïve approach (from in-order cores land)


Stall_Cycles =
$$\Sigma$$
 Penalty_i * MissEvent_i

- Example
 - Branch Misprediction penalty = 50 * # Pipeline Clears

// JEClear

- Unsuitable for modern out-of-order cores due to (Gaps):
 - 1) Stalls Overlap
 - 2) Speculative Execution
 - 3) Workload-dependent penalties
 - 4) Predefined set of miss-events
 - 5) Superscalar inaccuracy


Top Level Breakdown



Uop := micro-operation. Each x86 instruction is decoded into uop(s)
Uop Issue := last front-end stage where a uop is ready to acquire back-end resources
Back-end stall := Any backend resource fills up which blocks issue of new uops



TMA Top Level for SPEC CPU2006




picalc

Pseudo Code

```
count=0
do n_trials:
    x = random from [0, 1]
    y = random from [0, 1]
    if x²+y² < 1: count++
return 4.0 * count / n trials</pre>
```

- Another Monte Carlo method for computing π is to draw a circle inscribed in a square, and randomly place dots in the square. The ratio of dots inside the circle to the total number of dots will approximately equal $\pi/4$. Source: Wikipedia



Linux perf Demo

```
% perf stat picalc 0 # default
```

```
$ sudo perf stat -a --topdown ./main
nmi watchdog enabled with topdown. May give wrong results.
Disable with echo 0 > /proc/sys/kernel/nmi watchdog
Performance counter stats for 'system wide':
                                       bad speculation
                  retiring
                                                             frontend bound
                                                                                   backend bound
S0-C0
                      74.5%
                                            0.2%
                                                                1.9%
                                                                                    23.4%
S0-C1
                      17.3%
                                            6.3%
                                                                                    27.5%
                                                               48 9%
S0-C2
                      16.3%
                                            7.4%
                                                               50.9%
                                                                                    25.4%
S0-C3
                      15.2%
                                            8.0%
                                                               50.5%
                                                                                    26.3%
```

Topdown µarch Analysis -

Metrics, single threaded


```
% echo 0 > /proc/sys/kernel/nmi_watchdog
% perf stat --topdown -a -- ./picalc 0
supported starting Linux kernel 4.8
% perf stat -M GFLOPs -- ./picalc 0
# Metrics & Groups, multithreaded
% perf stat -M GFLOPs -- ./picalc 1
% perf stat -M IPC -- ./picalc 1
% perf stat -M Summary -- ./picalc 1
```

Informative Metrics

- Non-tree metrics that helps to understand performance
- Also posted in:
 - https://download.01.org /perfmon/TMA_Metrics. xlsx
- Samples listed in table

Category	Example Metric	Brief Description
System	CPU_Utilization	# CPUs utilized
	GFLOPs	Floating Point performance
	MEM_BW_Use	Total Memory bandwidth
	SMT_2T_Utilization	Hyperthreading usage
Memory	Load_Miss_Real_Latency	# cycles per demand load miss
	MLP	Miss Level Parallelism
Thread	IPC (CPI)	Instructions Per Cycle
Core	CoreIPC	Physical core IPC
	ILP	Instruction Level Parallelism

The Hierarchy¹ (example)



[1] A. Yasin, "A Top-Down Method for Performance Analysis and Counters Architecture", ISPASS 2014

Intel Skylake offers an advanced PMU

Table 1. Comparison of Skylake's performance monitoring unit versus the predecessor.							
Feature		Haswell	Skylake				
PerfMon	Arch PerfMon version	3	4				
	Events coverage (of microarchitecture)		Richer				
	Events quality		Better				
	Top Down Analysis (TMAM)	Basic (SMT-off)	Accurate (SMT on)				
PEBS	Front-end events coverage	No	Yes				
	Time-stamp counter included	No	Yes				
LBR	Timing information	No	Yes				
	Number of entries	16	32				

Source: Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake. Jack Doweck, Wen-Fu Kao, Allen Kuan-yu Lu, Julius Mandelblat, Anirudha Rahatekar, Lihu Rappoport, Efraim Rotem, Ahmad Yasin, Adi Yoaz. IEEE Micro, Volume 37, Issue 2, 2017. [IEEE]

Locating Issues CPU Bound ⇒ Analyze **Backend Bound** Bad Retiring **Frontend Bound** Speculation Core Mispred Machine Frontend Clears Sednenc Branch Band-**Memory Bound** BASE Bound width Latency Bound Cache Miss **ITLB Miss** FP-arith Boun Divider **Ports** Ext. **Stores** Utiliza Memory Bound **Bound** tion Bound alse Sharing TLB Store Contested Access tore Miss **Jata Sharing** Latency atency Have Precise events for sampling Precise events added in Skylake

Demo II: pmu-tools/toplev

```
% toplev.py ./picalc 1
                            # Default: 1 level, print what matters
% toplev.py -12 -- ./picalc 1
                                    # 2 levels
% toplev.py -v -13 -- ./picalc 1 # 3 levels, print everything
## the deeper the level, the higher the counter multiplexing rate
% toplev.py -12 -m -- ./picalc 1 # 2 levels with info metrics
% toplev.py -14 --no-desc --show-sample -- ./picalc 1 # 4 levels,
no descriptions, show the right 'perf record' command for my code
% toplev.py -mvl5 --no-multiplex -- ./picalc 1 # Collect everything
and do not multiplex counters (do multiple runs)
```

toplev for multithreaded pi: Good vs. False Sharing

```
% toplev.py -x, -14 --nodes +IPC,+GFLOPs ./picalc
1 | cut -d, -f1-3,7 | sed 's/ Bound\./\./g'
# 3.32-full on Intel Core i7-6700K CPU @ 4.00GHz
Using TMA version 3.32-full, level 4.
./picalc: #trials=1000.0 Million, mode=1, scale=1
Parallel1: pi=3.141585 Time=2.029217
Backend Bound, 41.66, % Slots, 5.19
IPC, 2.097, Metric, 5.06
Backend.Core Bound, 37.86, % Slots, 5.15
Backend.Core.Divider,49.43,% Clocks,5.16
GFLOPs, 2.405, Metric, 5.06
```

```
% toplev.py -x, -14 --nodes +IPC,+GFLOPs ./picalc 3
 cut -d, -f1-3,7 | sed 's/_Bound\./\./g'
# 3.32-full on Intel Core i7-6700K CPU @ 4.00GHz
Using TMA version 3.32-full, level 4.
./picalc: #trials=1000.0 Million, mode=3, scale=1
Parallel+false sharing: pi=3.141585 Time=7.430190
Bad_Speculation, 11.99, % Slots, 5.05
Backend Bound, 68.78, % Slots, 5.05
IPC,0.639,Metric,5.02
Backend. Memory Bound, 57.60, % Slots, 5.05
Backend.Memory.Store Bound,55.43,% Stalls,5.05
Backend.Memory.Store.False Sharing, 15.52, CE*, 5.02
Backend.Memory.Store.Store Latency,73.52,% CE*,4.99
GFLOPs, 0.667, Metric, 5.02
                               *CE = Clocks Estimated
```

False Sharing

Consider a code like:


```
int tData[MAX_THREADS];
...
// a code of thread x:
tData[thread_id]++;
```

More Info + Case Study:

"False Sharing is a multithreading hiccup, where multiple threads contend on different data-elements mapped into the same cache line.

It can be easily avoided by padding to make threads access different lines."

Source: Yasin, SPASS 2014. [paper]



Performance Analysis

Sample use-cases & Summary

Optimizing Matrix Multiply (through VTune)

Step: Optimization	Time [s]	Speed up	CPI (*1)	Instructions [Billions]	DRAM Bound (*3)	BW Utilization (*4) [GB/s]	CPU Util -ization (*5)
1: None (textbook version)	73.9	1.0x	3.71	52.08	80.1%	7.2	1
2:(*2) Loop Interchange	7.68	9.6x	0.37	56.19	10.4%	10.5	1
3: Vectorize inner loop (SSE)	6.87	10.8x	0.92	20.83	20.2%	11.6	1
4: Vectorize inner loop (AVX2)	6.39	11.6x	1.40	12.73	18.2%	11.8	1
5: Use Fused Multiply Add (FMA)	6.06	12.2x	1.93	8.42	47.7%	12.6	1
6: Parallelize outer loop (OpenMP)	3.59	20.6x	3.02	8.59	61.6%	13.8	2.8

^(*1) Cycles Per Instruction

See full presentation: http://cs.haifa.ac.il/~yosi/PARC/yasin.pdf

^(*2) Had to set 'CPU sampling interval, ms' to 0.1 starting this step since run time went below 1 minute


^(*3) TopDown's Backend_Bound.Memory_Bound.DRAM_Bound metric under VTune's General Exploration viewpoint


^(*4) Per 'Average Bandwidth' (for DRAM) under Vtune's 'Memory Usage' viewpoint.

^(*5) Per 'Average Effective CPU Utilization' line in Effective CPU Usage Histogram

A Server Workload Optimization

Deep-dive Analysis of the Data Analytics Workload in CloudSuite - Ahmad Yasin, Yosi Ben-Asher, Avi Mendelson. *In IEEE International Symposium on Workload Characterization, IISWC 2014.* [paper] [slides]





Datacenter Profiling

• Profiling a Warehouse-Scale Computer - S. Kanev, J. P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G. Wei and D. Brooks, in International Symposium on

Computer Architecture (ISCA), June 2015.

- A highly-cited work by Google and Harvard
- First to profile a production datacenter
 - Mixture of μ -arch bottlenecks
 - Stalled on data most often
 - Heavy pressure on i-cache
 - Compute in bursts
 - Low memory BW utilization




Figure 4: Top-level bottleneck breakdown. SPEC CPU2006 benchmarks do not exhibit the combination of low retirement rates and high front-end boundedness of WSC ones.

Summary

- Tools can provide insights on the actual execution to enable software developers to optimize their applications and thus further increase performance
- Top-down Microarchitectural Analysis (TMA) simplifies performance analysis and eliminates the "guess work"
- Linux perf events standardizes the access to, and exploits advanced features of the Performance Monitoring Unit. This lead to powerful off-the-shelf tools (perf tool, toplev)

Useful pointers

- Top-down Analysis
 - A Top-Down Method for Performance Analysis and Counters Architecture, Ahmad Yasin. In IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2014. [paper] [slides]
 - Software Optimizations Become Simple with Top-Down Analysis Methodology on Intel® Microarchitecture Code Name Skylake, Ahmad Yasin. Intel Developer Forum, IDF 2015. [Recording] [session direct link] [link#2]
 - TMA Metrics spreadsheet: https://download.01.org/perfmon/
- Recent Lectures:
 - Perf Analysis in Out-of-order cores: http://webcourse.cs.technion.ac.il/234267/Winter2016-2017/ho/WCFiles/Perf%20Analysis%20in%20OOO%20cores%20-%20Ahmad%20Yasin.pdf
 - Using Intel PMU through VTune: http://cs.haifa.ac.il/~yosi/PARC/yasin.pdf
- Linux tools
 - **Toplev** by Andi Kleen: https://github.com/andikleen/pmu-tools/wiki/toplev-manual
 - latest perf tool
 - git clone https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git; cd linux/tools/perf/; make
- Free Intel tools for students, including VTune:
 - >>> https://software.intel.com/en-us/qualify-for-free-software/student