


PROCESSOR DESIGN



Ankit Arora


Input and output pins



Some information about my processor


- Data memory: 2 bytes
- Instruction memory: 8 bytes
- Word size: 8 bits
- Architecture: Harvard Architecture


Instruction Register



Instruction Set

1. add reg/mem,reg/mem - used for adding the data in a register/memory to the data in another register/memory.
2. mov reg,reg - used for moving the data from one register to another register.
3. mov reg,mem - used for moving the data from the memory to a register.
4. mov mem,reg - used for moving the data from the register to a memory.





Testbench

- 04 - 00000100 - add a,b
- 08 - 00001000 - add a,c
- 0c - 00001100 - add a,mem[0]
- 0d - 00001101 - add a,mem[1]

Initialization of memories:


Accumulator: 01H Register B: 02H Register C: 03H

RAM: 04H and 05H

Result stored in accumulator after the above four operations: 0FH

Instruction
mem

000	Add a,b
001	Add a,c
010	Add a,mem[0]
011	Add a,mem[1]
100	
101	
110	
111	





Search Names: Signal [] Search Times: Value []

TimeA = 150 ns

Time: 0 : 260.868ns

Name	Cursor
a[7:0]	'h 01
b[7:0]	'h 02
c[7:0]	'h 03
clk	1
control[7:0]	'h 04
control_mem[2:0]	'h 5
control_out[2:0]	'h 0
count[2:0]	'h 1
count[2]	0
count[1]	0
count[0]	1
count_assign[2:0]	'h 4
count_mem	1
data_in[7:0]	'h 0D
data_out[7:0]	'h 01
enable	1
error[2:0]	'h 0
mem_0	x
mem_1	x
memory[1:0]	<'h 05, 'h
memory_assign	0
opcode[1:0]	'h x
operand_1[1:0]	'h x
operand_2[1:0]	'h x
program_mem[7:0]	[8 x 8 bit
reset_b	1

