Digital System Design Applications

Experiment IV ARITHMETIC CIRCUITS

Preliminary

Students should know about arithmetic circuits.

Objectives

- To learn how to design arithmetic circuits.
- Usage of testbench code for making simulation

Requirements

Students are expected to be able to

- define hardwares with Verilog
- synthesize, simulate, implement designs, generate bitstreams and configure FPGA
- create project on Vivado

Experiment Report Checklist

Each student is going to prepare his/her own report. Reports should include:

1. Half Adder

- Half Adder Verilog code
- Test code for Half Adder
- RTL and Technolog schematic for Half Adder. How many LUTs does your design use? Add delays of the circuit.

2. Full Adder

- Full Adder Verilog code
- · Test code for Full Adder
- RTL and Technology schematic for Full Adder. How many LUTs does your design use? Add delays of the circuit.

3. Ripple Carry Adder

- Ripple Carry Adder Verilog code
- Test code for Ripple Carry Adder
- RTL and Technology schematic for Ripple Carry Adder. How many LUTs does your design use? Add delays of the circuit.

4. Ripple Carry Adder with "generate-for"

- Parametric Ripple Carry Adder Verilog code
- Testbench code and results
- RTL and Technology schematic for parametric Ripple Carry Adder. How many LUTs does your design use? What structural differences observed in schematics, compared to standart 4-bit RCA?

5. Carry Look Ahead Adder

- Generate function (g) and propagate (p) function for all bits(from LSB to MSB) of your 4-bit wide adder
- c1, c2, c3, c4 carry outputs by using c0, p and g expressions
- Show that for all bits, the value of a bit is obtained by an EXOR operation of x, y and carry input of that bit
- · Carry Look Ahead Adder Verilog code
- · Test code for Carry Look Ahead Adder
- RTL and Technology schematic for Carry Look Ahead Adder. How many LUTs does your design use? Add delays of the circuit.

6. Signed Ripple Carry Adder

- Signed Ripple Carry Adder Verilog code
- Test code for Signed Ripple Carry Adder
- RTL and Technology schematic for Signed Ripple Carry Adder. How many LUTs does your design use? Add delays of the circuit.
- Your comments on the results

Duringto and monages are to be done INDIVIDITALITY If the amounts of maintaining in the

• Projects and reports are to be done INDIVIDUALLY. High amounts of points will be deducted from similar works.

- Reports must be written in a proper manner. Divide your text to sections and subsections if needed, label your figures and connect your sections with proper explanations of your works. Reports filled with imprecisely placed tables and figures, with no verbal explanations in workflow, will not fare well.
- Check homeworks section in Ninova for submission dates. There will be two different submissions for project archive folder and a PDF report file.

Creating Arithmetic Circuits Library

Create a new Vivado project with the settings below:

- Download and extract this Zip file from the link below https://reference.digilentinc.com/reference/software/vivado/board-files
- Copy the files that in this directory "vivado-board-master>new>boards-files"
- Paste the files to C:Xilinx>Vivado>2018.2>data>boards>board-files
- · Restart Vivado
- You are now ready to use a Vivado project for the Digilent Nexys 4, Nexys 4 DDR, Zybo, Zedboard and Basys 3 FPGA Boards.
- You can select an FPGA board on which you want to study.

Add a new Verilog module named arithmetic_circuits to your project. Clear all lines in your module.

Half Adder

- 1. Add a new source to your projects named arithmetic circuits.v
- 2. Write down a module which is called **HA** into your arithmetic_circuits.v file. This module is going to have 1-bit inputs x and y and 1-bit outputs cout(carry out) and s(sum). Ensure that your design provides the truth table shown in **Figure 1**.
- 3. Use DONT_TOUCH constraint to keep your wires against optimization.
- 4. Write a test code to show that your circuit is working correctly.
- 5. It will make your future works easy to use for structure when writing test code.
- 6. Synthesize your design and make implementation step.
- 7. View RTL, Technology schematics, and investigate Design Summary. How many LUTs does your design use? Investigate the delays of your circuits.
- 8. Add all off details to your report.

Х	у	со	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Figure 1: Half Adder Truth Table

FULL Adder

- 1. Write down your full adder circuit to a new module called **FA**. This module is going to have 1-bit inputs x, y, ci (carry in) and 1-bit outputs cout(carry out) and s(sum). Ensure that your design provides the truth table shown in **Figure 2.**
- 2. Design your FA module as it contains 2 HA circuits and 1 OR gate
- 3. Use **DONT_TOUCH** constraint to keep your wires against optimization.
- 4. Write a test code to show that your circuit is working correctly.

Α	В	Carry-In	Sum	Carry-Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Figure 2: FULL Adder Truth Table

- 5. Synthesize your design and make implementation step.
- 6. View RTL, Technology schematics, and investigate Design Summary. How many LUTs does your design use? Investigate the delays of your circuits.
- 7. Add all off details to your report.

Ripple Carry Adder

- 1. Write down your ripple carry adder circuit to a new module called **RCA**. This module is going to have 4-bit inputs x, y, 1-bit carry input ci and 1-bit output carry out cout, 4-bit sum output s.
- 2. Design your RCA module so that it contains 4 FA circuits as shown in Figure 3.
- 3. Ensure that your design works correctly.
- 4. Use DONT_TOUCH constraint to keep your wires against optimization.

- 5. Write a test code to show that your circuit is working correctly.
- 6. Synthesize your design and make implementation step.
- 7. View RTL, Technology schematics, and investigate Design Summary. How many LUTs does your design use? Investigate the delays of your circuits especially for carry output of last FA.
- 8. Add all off details to your report.




Figure 3: Ripple Carry Adder

8-bit Ripple Carry Adder Using "parameter" and "generate-for"

- 1. Write down your ripple carry adder circuit to a new module called **parametric_RCA**. This module should include a parameter named SIZE, to represent number length. By only changing the SIZE parameter, a user must be able to easily synthesise an adder in specific length. Thus, define your inputs x,y; and your output s, with their length depending on SIZE parameter. The module also needs to have a one bit "ci" input and one bit "cout" output.
- Design your RCA module similarly to the previous step. But this time, use generate-for struct and SIZE parameter to come up with a rule to connect multiple FA's, using Figure 3. How many FA's used should be solely determined by SIZE parameter. "generate-for" struct must make the proper connections automatically.
- 3. Set your size parameter to **8**, and test your circuit for five different 8-bit number pairs. Show your simulation results clearly.
- 4. Use DONT TOUCH constraint to keep your wires against optimization, if needed.
- 5. Synthesize your design and make implementation step.
- 6. View RTL, Technology schematics, and investigate Design Summary. How many LUTs does your design use? What structural differences you observe at RTL and Technology schematics, compared to your 4-bit RCA module?
- 7. Add all off details to your report.
- 8. Generate **.BIT file** file and program your FPGA. Show that your circuit works as expected. You can use button for button 'ci' input, switches for the other inputs and leds for outputs.

Carry Look Ahead Adder

- 1. Write down your carry look ahead adder circuit to a new module called **CLA**. This module is going to have 4-bit inputs x, y, 1-bit carry input ci and 1-bit output carry out cout, 4-bit sum output s.
- 2. Write down g (generate function), p (propogate function) functios on a sheet for all bits (from LSB to MSB) of your 4-bit wide adder.
- 3. Obtain c1, c2, c3, c4 carry outputs by using c0, p and g expressions.
- 4. Show that for all bits: The value of a bit is obtained by an EXOR operation of x, y and carry input of that bit.
- 5. Write down all of these functions by using assign and logic operators to your CLA module.
- 6. Ensure that your design works correctly.
- 7. Use DONT_TOUCH constraint to keep your wires against optimization.
- 8. Write a test code to show that your circuit is working correctly
- 9. Synthesize your design and make implementation step.
- 10. View RTL, Technology schematics, and investigate Design Summary. How many LUTs does your design use? Investigate the delays of your circuits especially for carry output of last FA.
- 11. Add all off details to your report

Adder Circuit For Signed Numbers

- 1. Write down your signed ripple carry adder circuit code to a new module called **SRCA**. Use the same RCA circuit for this design. But this time you need to design your circuit to avoid arithmetic overflow by interpreting the carry outputs of the last two FAs!
- 2. Ensure that your design works correctly.
- 3. Use DONT_TOUCH constraint to keep your wires against optimization.
- 4. Write a test code to show that your circuit is working correctly. In your test code:
 - Make ci input zero(0) for every time.
 - Change value of x and y input from -8 to +7. (4-bit wide!)
 - Concatenate the sum output and the carry output. Then, assign result to 5-bit wide wire which is defined as signed!
- 5. Synthesize your design and make implementation step.
- 6. View RTL, Technology schematics, and investigate Design Summary. How many LUTs does your design use? Investigate the delays of your circuits especially for carry output of last FA!.
- 7. Add all off details to your report.
- 8. Generate **.BIT file** and program your FPGA. Show that your circuit works as expected.

References:

- 1. Brown-Vrasenic, "Fundamentals of Digital Logic with Verilog Design", McGraw-Hill, p.229-289
- 2. Nexys4DDR Reference Manual
- 3. Constraints Guide
- 4. Testbench code