Middle East Technical University Department of Electrical and Electronics Engineering

EE348 INTRODUCTION TO LOGIC DESIGN FINAL EXAM

June 11, 2023 Duration: 150 min.

PLEASE READ BEFORE STARTING

- This is a closed-book exam.
- There are five questions; attempt all.
- Use the reserved spaces to answer each question.
- Show all steps of your work.
- You cannot use earphones, calculators, cellular phones, or any other electronic device during the exam.
- Do not leave the classroom for the first 30 minutes and the last 15 minutes.
- Please scan and upload your final paper on odtuclass before returning it.

GOOD LUCK

. CANAZ Surname

. Erdem Name


2374676 Student No

Signature

. Eemy I foot my section Section

QUESTION	CREDIT	GRADE
Q1	20	iniekaisi, i
Q2	20	
Q3	20	
Q4	20	
Q5	20 + 5	
TOTAL	100 + 5	

Q1 [20P]: The circuit below has five input signals, A, B, C, D, and E, and one output signal, F. Also note the naming of the intermediate signals and enumerating of the input/output pins of the components.



[3P] Write the truth table of the 4-2 priority ENCODER where the inputs are $I_0=A$, $I_1=B$, $I_2=C$, and $I_3=D$, and the outputs are V, X_0 , and X_1 . Then, write Y_0 and Y1 in terms of A, B, C, and D. Note that the input priority order is $I_3>I_2>I_1>I_0$.

b. [2P] Write the truth table of the DEMUX with the variables I, so, do, and d1. Then, write Z₀ and Z₁ in terms of Y₀ and K, and K and L in terms of Y₁ and E. [3P] Write the truth table of the 2-to-4 DECODER where the inputs are x₁=Z₀ and $x_0=Z_1$, and the outputs are $D_0=M_0$, $D_1=M_1$, $D_2=M_2$, and $D_3=M_3$. Then, write M_0 , M_1 , M_2 , and M_3 in terms of Z_0 and Z_1 .

d./[3P] Write the truth table of the 4x1 MUX where the inputs are I₀=M₀, I₁=M₁, I₂=M₂, and I₃=M₃, and the select bits are S₀=K and S₁=L, and the output is Y=F. Then, write F in terms of Mo, M1, M2, M3, K, and L.

e. [5P] Based on the expressions you have found in the previous parts, obtain the input-output relation of the whole circuit, i.e., write F in terms of A, B, C, D, and E.


f. [2P] Now assume that the output is connected to one of the DEMUXs instead of the input signal E. Namely, E=F, as shown in the figure next page. Then, try to obtain the input-output relation of the modified circuit, i.e., write F in terms of A, B, C, and D.


g. [2P] Based on your answer in part (f), comment on the characteristics of this circuit. Is it working as a combinational or sequential circuit?


Note: While providing the truth tables, you may use some groupings to reduce the of rows when possible.

9	DCBA	X, YOV
	0000	000
	001%	011
	OIXX	101
	11xxx	1111

CBA	XIXOV	
000	000	0
0010	0011	23
0100	101	74
01011	10!	5
0110	101	17
1000	11!	8
1001	11 3	9
1010	111	1
1100	111	1/1
1101	111	1.1
1110	111	1







(e)
$$F = L'K'MO + L'KM_1 + LK'M_2 + LKM_3$$
 $L = E'(1 = E(0 + C + B + A)(0 + C)$
 $K = E'V_1 = E'(D + C + B + A)(D + C)$

Q2 [20P]: Using only six 1-bit binary full adders, design a magnitude comparator with the following specifications:

The inputs to the comparator are 2-bit unsigned binary numbers (A=A₁A₀, B=B₁B₀).

The comparator has 3 outputs such that


Make the connections and write the Boolean expressions for each connection.

*Some inputs and outputs are already labeled.

이는 마이트를 가게 되었습니다. 나를 보고 하는 모든 아니라 아이를 보고 있다는 것이다. 그리고 아이를 보고 하는데 그리고 있다.	x 0000 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -	X Y Cin Full Adder Cout S X Y Cin Full Adder Cout S G G	X Y Cin Full Adder Cout S Bo Ao Bo X Y Cin Full Adder Cout S Ao Bo (Ao Bo) X Y Cin Full Adder Cout S Ao Bo (Ao Bo) X Y Cin Full Adder Cout S Ao Bo (Ao Bo) X Y Cin Full Adder Cout S Ao Bo (Ao Bo)
. (12 - 12 - 12 - 12 - 12 - 12 - 12 - 12			


Q3 [20P]: A special type of Flip Flop that has three inputs (called MNP Flip Flop) has

M	N	P	Q(t+1)
0	0	0	1
0	0	1	Q(t)
0	1	0	Q'(t)
0	1	1	NA
1	0	0	1
1	0	1	Q(t)
1	1	0	Q'(t)
1	1	1	NA




- a. Find the characteristics equation in the simplest form as sum of products (SP) with K-map for the input order Q, M, N, P.
- Obtain the excitation table of the MNP flip-flop. Use don't care where applicable.
- c. Consider the below sequential circuit for analysis.
 - i. Find the next state equation in terms of the inputs x, y and the present state.
 - ii. Find the output z in terms of the inputs x, y and the present state.

Do all the simplifications where applicable and obtain the simplest expression for both i and ii.







Q(t)	a(t+1)	MNP
00	0	XXI
	0	XIX

Qt) x y	NP	Q(+1)	
000	000		0
010	0 1	ì	1
100	00	0	4
101	0 0	1	5
(111)	01	1 :	7

Q(En):	
100 1 N 3 1 0	_
at) " 1 1 1 1 1 6	
\sim	
7	
(a(t+1)=x+0/t)	1 + Q1+)y

Q4 [20P]: Consider a sequential circuit that operates in serial mode and accepts 3 4bit unsigned numbers. This circuit is a serial comparator that determines the maximum of 3 numbers (I1, I2, I3) and outputs 3 bits (C1 C2 C3) which shows the place(s) of the maximum(s) of the numbers received up to that time. MSB bits are fed first. Initially C1=1, C2=1, C3=1 For example, if I1=1000, I2=0101, I3=1010

▼ time			time	
0001 — 1010 — 0101 —	Inp1 Inp2 Inp3	C1	- 1100 - 0000 _ 1111	
	RES	ET		

Time	I1	12	13	C1	C2	C3
0	X	X	X	1	1	1
1	1	0	1	1	0	1
2	0	1	0	1	0	1
3	0	0	1	0	0	1
4	0.	1	0	0	0	1

a. [2P] How many states are there in the state machine defined by the described algorithm. How many flip flops are needed in designing such a circuit?

There are 8 states that con be greated by 3 flip flaps and required besit getes, note that are of the states (i.e oco) is unused.

[4P] Fill in the blank spaces in the timing diagram below.

Time II I2 I3 C1 C2 C3

0 X X X X 1 1 1 1

1 1 0 1 1 0 1 1

2 quad

Regard

Reg

b. [4P] Fill in the blank spaces in the timing diagram below.

Time	I1	12	13	C1	C2	C3
0	X	X	X	1	1	1
1	1	0	1	1	0	1
2 .	1	1	1	1	0	
3	0	0	1	0	0	
4	0	1	0	0	0	


c. [4P] Assume your circuit is in the present state 101. Determine all next states I assume that there is an async reset so that the circuit conserved to time o state, then possible states one;


sync → 101,100,001 · async -> 111 d. [8P] Design the circuit by using positive or negative edge-triggered D Flip Flops. You may use NOT, AND, OR gates (multi-input allowed).

* initially state is 1

* preset state if () = Q(t)[...]

Last previous state is 1 positive previous state





@ if A is 1, all of the remaininging condidates have zero input. So that the states should not ange

e. [2P] Someone claims that this circuit is scalable in that it is possible to find the maximum among 1 million numbers with such a circuit. This claim is not completely correct when delays in the circuits are taken into account. Which part in your design prevents this simple scaling?

I know we connat correct so many loads to the output of the gate (capacitor chage & discharge fine causes dologs)

in drawings the gote level is the some even for so

many numbers, however as # goter increases, the rise &

fall time also incresses -> clack secones relatively fast

At that moment, we should scream and all kind of

unexpected results are seen.

Q5 [20P + 5P Bonus]: We want to design a synchronous sequential circuit that can be used for a mathematical operation on 4-bit unsigned numbers.

- a. [10P] In the first step, we want to design a circuit with the inputs and outputs shown in the figure on the right-hand side.
 - There is one 1-bit input X
 - There are two 4-bit inputs K and L
 - There is one 1-bit output O
 - There is one 4-bit output Q which also represents the state of the circuit
 - There is one clock input


The circuit operates as follows:

- If X = 0, we add up K and Q
- If X = 1, we add up L and Q
- In both cases, the least significant bit of the result is available at output
- In both cases, the most significant bits of the result including the carry bit are transferred to Q with the next positive clock edge


Design and draw the circuit using only the following components:

- One simple 4-bit register with only a clock input built with 4 D-FFs as in the lecture
- One Quad 2 x 1 multiplexer
- One 4-bit binary adder

Note: Do not only draw the circuit but explain your design!



b. [10P] We next use the circuit designed in part (a) as part of the circuit in the figure below (note that you can answer this question even you could not solve part (a)).



In addition to the circuit in part (a), this circuit has one 4-bit shift register and one 4-bit register with parallel load, whereby the load input is constant 0. Assume the 4-bit register with parallel load has the constant value $B_3B_2B_1B_0 = 1101$, the state of the circuit in part (a) is initialy $Q_3Q_2Q_1Q_0 = 0000$ and the initial value of the 4-bit shift register is $A_3A_2A_1A_0 = 0101$. Fill in the table below for four successive clock pulses.

CP	0	0-	0 !	0				
	<u> </u>	2	V ₁	δ0	A_3	A_2	A_1	A_0
Initial	0,	0	. 0	0	0	1	0	1
1		1		Life M To The	N. W. C.	and the training of the fill	10.10	
\uparrow				2		Control of the last		
1								
A								
1 - 1 - 1 1111 - 5			1.1				1 12 2	

c. [Bonus - 5P] How would you call the mathematical operation that is realized by the circuit in part (b)? Explain your answer!
Hint: Compare the values of A, B before and Q, A after the operation.

12