# **ASSIGNMENT 4 REPORT**

# The Modules I Designed

## 1)1 bit FULL ADDER and 32 bit Adder

I design 32 bit Adder with full adders.

32 bit Adder Testbench:

```
1.\text{Test} = 15 + 13 = 28
```

```
2.\text{Test } 6 + 7 = 13
```

## 2)32 bit Substractor

Design With Xor and 1 bit Full Adder Gates

**Substractor Testbench:** 

```
1.\text{Test} = 19 - 13 = 6
```

$$2.Test = 9 - 7 = 2$$

### 3)32 bit XOR

## Design with 32 - 1 bit XOR Gates

#### Testbech:

#### 4)32 bit AND

## Design with 32 - 1 bit AND Gates

#### Testbech:

#### 5)32 bit OR

## Design with 32 - 1 bit OR Gates

#### Testbech:

#### 6)Extender 16 bit to 32 bit

#### Testbench:

```
i Iranscript ∶
         Updated modelsim.ini.
# vlog -vlog0lcompat -work work +incdir+D:/Dersler/CSE331-Computer_Organization/HW4/HW4 {D:/Dersler/CSE331-Com
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
 -- Compiling module extend_16_to_32
# Top level modules:
      extend 16 to 32
# vlog -vlog0lcompat -work work +incdir+D:/Dersler/CSE331-Computer_Organization/HW4/HW4 {D:/Dersler/CSE331-Com
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module extend tb
# Top level modules:
      extend tb
ModelSim> vsim work.extend tb
# vsim work.extend_tb
# Loading work.extend tb
# Loading work.extend_16_to_32
VSIM 3> run
```


#### 7)32 Bit Multiplexer

Firstly I design 1 bit Multiplexer with gates and design 32 bit multiplexer with 1 bit multiplexer.

Testbench:

```
Transcript =
# Top level modules:
     mux 1 bit 2 1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module mux_32_tb
# Top level modules:
     mux_32_tb
ModelSim > vsim work.mux 32 tb
# vsim work.mux 32 tb
# Loading work.mux 32 tb
Loading work.mux 32 bit 2 1
# Loading work.mux_1_bit_2_1
VSIM 3> run
 input2=00000000000000000000000011000011 Select Bit :0
   input1=0000010001000001000000001100101
  input2=00000000000000000000000011000011 Select Bit :1
   out=00000000000000000000000011000011
```

## 8)ALU CONTROL UNIT



This ALU Control Unit take 2 bit AluOp and function field from control unit then send 3 bit signal to ALU for operations.

```
010 = Add
```

110 = Substraction

Alu Op: 10 Function Field:101010

# Alu Control Unit Out=111

000 = And

001 = Or

111 = Xor

## 9)32 BİT ALU

Alu 32 bit take 32 bit two inputs and 3 bit alu operation from alu control unit then make this operations:

```
010 = Add

110 = Substraction

000 = And

001 = Or

111 = Xor
```

#### Testbench

```
Region: /alu 32 tb/alul
VSIM 3> run
3 Operation:010
12
3 Operation:110
3 Operation:000
3 Operation:001
11
3 Operation:111
10
```

## 10)Control Unit

It generates the signals required for mips32.

```
Opcode = 000000 = R-type
Opcode = 100011 = lw
Opcode = 101011 = sw
Opcode = 000100 = beq
```

```
ModelSim> vsim work.cu_tb

# vsim work.cu_tb

# Loading work.cu_tb

# Loading work.control_unit

VSIM 3> run

# opcode :000000

# regDst=1 branch=0 MemRead=0 ,MemToReg=0 AluOp=10 MemWrite=0 ALUSrc=0 RegWrite=1

# opcode :100011

# regDst=0 branch=0 MemRead=1 ,MemToReg=1 AluOp=00 MemWrite=0 ALUSrc=1 RegWrite=1

# opcode :101011

# regDst=0 branch=0 MemRead=0 ,MemToReg=0 AluOp=00 MemWrite=1 ALUSrc=1 RegWrite=0

# opcode :000100

# regDst=0 branch=1 MemRead=0 ,MemToReg=0 AluOp=01 MemWrite=0 ALUSrc=0 RegWrite=0

VSIM 4>
```

## 11)Program Counter, Data Memory, Register Block

```
module data memory block(address, write data, mem write sg, read data, clock);
     input [31:0] address, write_data;
     input mem_write_sg, clock;
     output [31:0] read_data;
     reg [31:0] memory [255:0];
     assign read data = memory[address[7:0]];
     always @(posedge clock)
П
    begin
        if (mem_write_sg == 1'b1)
        begin
           memory[address[7:0]] <= write data;</pre>
            $writememb("/Dersler/CSE331-Computer_Organization/HW4/HW4/memory_data.txt", memory);
    end
 endmodule
 mimodule register_block(clock,read_reg_1,read_reg_2,write_register1,write_register2,read_data_1,read_data_2
     signal_reg_write,write_data1,write_data2);
reg [31:0] registers[31:0];
     input [31:0] write data1, write data2;
     input [4:0] read_reg_1,read_reg_2,write_register1,write_register2;
     input clock;
     input signal_reg_write;
     output [31:0] read_data_1,read_data_2;
     assign read data 1 = registers[read reg 1];
assign read_data_2 = registers[read_reg_2];
     always @(posedge clock)
 begin
         if (signal_reg_write == 1'b1)
 begin
            registers[write_register1] <= write_data1;
registers[write_register2] <=write_data2;</pre>
            $writememb("/Dersler/CSE331-Computer_Organization/HW4/HW4/new_registers.mem", registers);
         end
endmodule
```

```
module program_counter_block(clock, new_instruction);
input clock;
output [31:0] new_instruction;
reg [31:0] n_instruction;
reg [5:0] program_c;
reg [31:0] all_instruction[27:0];
initial
begin
    program_c = 6'b000000;
end
    assign new_instruction = n_instruction;

always @(posedge clock) begin
    n_instruction = all_instruction[program_c];
    #10;
    program_c = program_c + 1'b1;
end
endmodule
```

I designed these 3 modules but they don't have their own testbenches, I tried to test them in mips 32.


## 11)Mips32 Tests

My Mips32 processor is not working properly. I could not do things like jump and brach.

#### **LW TEST**

I take data\_memory[0] from memory\_data txt and this is = 000....00011


Then put this variable to \$1 register. Changed register 1 in the right side of image.



#### **SW TEST**

## 

Take register \$9 value it is = 000...0001100 and put data\_memory[2]




I could not design exactly addn,xorn,subn,orn because could not design 32 bit comparator I designed only 1 bit comparator but I did the add,xor,sub,or instructions at least.

#### Add test

addn \$3, \$8,\$9 = 000000010000100001100000100000


\$8 = 000...00000011 \$9 = 000...01000000 \$8 + \$9 = \$3 = 0000...001000011



#### **Sub Test**

subn \$15, \$9,\$8 = 00000001001010000111100000100010


\$8 = 000...00000011 \$9 = 000...01000000 \$9 -\$8 = \$15 = 000..00011101



#### **OR Test**

orn \$11, \$9,\$8 = 00000001001010000111100000100010


\$8 = 000...00000011 \$9 = 000...01000000 \$9 orn \$8 = 000...001000011



#### Xor Test

xorn \$12,\$9,\$8


\$8 = 000...00000011 \$9 = 000...01000000 \$9 xorn \$8 = 000...001000011



#### **And Test**

andn \$12,\$9,\$8

\$8 = 000...00000011 \$9 = 000...01000000 \$9 xorn \$8 = 000...000000000



Note: My program counter doesn't work properly after the first 5 instructions in the file it stop to read other instructions, so while testing it, I tested these first 5 instruction by changing them.