



## LAB 3 PRE-WORK

### 2.2.5 ARITHMETIC UNIT


Adder/Subtractor:



Comparator:



Arithmetic Unit:



#### Verilog code for adder/subtractor:

```
1  module add_sub_OP (A, B, OP, s, cout);
2      parameter size = 4 ;
3
4      input [size-1:0] A, B;
5      input OP;
6      output [size-1:0] s;
7      output cout;
8      wire [size+2:0] w;
9
10     genvar i;
11     generate
12     for (i=0 ; i<size; i=i+1) begin: add_sub_OP
13         if (i==0) begin
14             OP_signal_new U2(B, OP, w[i]);
15             add_sub_circuit U1(A[i], w[i], OP, s[i], w[i+4]);
16         end
17
18         else if(i==size-1) begin
19             OP_signal_new U2(B, OP, w[i]);
20             add_sub_circuit U1(A[i], w[i], w[2*i], s[i], cout);
21         end
22
23         else begin
24             OP_signal_new U2(B, OP, w[i]);
25             add_sub_circuit U1(A[i], w[i] , w[i+3], s[i], w[i+4]);
26         end
27     end
28 endgenerate
29 endmodule
31
```

#### Verilog code for comparator:

```
1  module comparator(A, B, F1, F2, F3);
2      parameter size = 4;
3
4      input [size-1:0] A, B;
5      output F1, F2, F3;
6      wire w1, w2, w3, w4, w5, w6;
7
8      or (F1, w1, w4);
9      or (F2, w2, w5);
10     and (F3, w3, w6);
11
12     genvar i;
13     generate
14     for (i=0 ; i<size ; i=i+1) begin: comparator
15         if (i==0 || i==1)
16             comparator_circuit U1(A[i], B[i], w4, w5, w6);
17         else
18             comparator_circuit U1(A[i], B[i], w1, w2, w3);
19         end
20     endgenerate
21 endmodule
```

## Verilog code and testbench for the arithmetic unit:

### Verilog:

```
1  module arithmetic_unit (A, B, OP, s, cout, F1, F2, F3);
2      parameter size = 4;
3
4      input [size-1:0] A, B;
5      input OP;
6      output [size-1:0] s;
7      output cout, F1, F2, F3;
8
9      genvar i;
10     generate
11         for (i=0 ; i<size ; i=i+1) begin: arithmetic_unit
12             add_sub_OP U3(A, B, OP, s, cout);
13             comparator U4(A, B, F1, F2, F3);
14         end
15     endgenerate
16 endmodule
17
```

### Testbench:

```
module arithmetic_unit_tb();

parameter size = 4 ;

reg [size-1:0] A, B;
reg OP;

wire [size-1:0] s;
wire cout, F1, F2, F3;


arithmetic_unit DUT(A, B, OP, s, cout, F1, F2, F3);

always
begin

A=4'b0000; B=4'b0000; OP=1; #100;
A=4'b0001; B=4'b0001; OP=0; #100;
A=4'b0010; B=4'b0001; OP=1; #100;
A=4'b0011; B=4'b0010; OP=1; #100;
A=4'b0011; B=4'b0100; OP=1; #100;
A=4'b0100; B=4'b0101; OP=1; #100;
A=4'b0101; B=4'b0110; OP=1; #100;
A=4'b0111; B=4'b0111; OP=1; #100;
A=4'b1000; B=4'b0111; OP=1; #100;
A=4'b1001; B=4'b1000; OP=1; #100;
A=4'b1010; B=4'b1001; OP=1; #100;
A=4'b1011; B=4'b1011; OP=1; #100;
```


end  
endmodule

**The waveform:**




2.2.7 LOGIC UNIT WITH MULTIPLEXERS


Gates:




4to1MUX:



Multiplexer:



## Logic Unit:



## Verilog code for gates:

```

1  module gates(A, B, C, D, E, F, G, H, K, L);
2      parameter size = 4;
3
4      input [size-1:0] A, B;
5      output [size-1:0] C, D, E, F, G, H, K, L;
6
7      always @(A, B);
8          lablgates U5(A, B, C, D, E, F, G, H, K, L);
9
10     endmodule
11

```

## Verilog code for 4to1MUX:

```

1  module x4to1MUX(A, B, C, D, S1, S2, F);
2      parameter size = 4;
3
4      input [size-1:0] A, B, C, D;
5      input S1, S2;
6      output [size-1:0] F;
7      wire [size-1:0] w1, w2;
8
9
10     always @(A, B, C, D, S1, S2);
11         multiplexer U2(A, B, S1, w1);
12         multiplexer U3(C, D, S1, w2);
13         multiplexer U4(w1, w2, S2, F);
14
15     endmodule
16

```

### Verilog code for multiplexer:

```
1  module multiplexer(A, B, S, F);
2
3      parameter size = 4;
4
5      input [size-1:0] A, B;
6      input S;
7      output [size-1:0] F;
8
9      genvar i;
10     generate
11         for (i=0 ; i<size; i=i+1) begin: multiplexer
12
13             MUX U1(A[i], B[i], S, F[i]);
14
15         end
16     endgenerate
17 endmodule
18
```

### Verilog code and testbench for the logic unit:

#### Verilog:

```
1  module logic_unit(A, B, S1, S2, S, F);
2      parameter size = 4 ;
3
4      input [size-1:0] A, B;
5      input S1, S2, S;
6      output [size-1:0] F;
7      wire [size-1:0] w1, w2, w3, w4, w5, w6, w7, w8, w9, w10;
8
9
10     genvar i;
11     generate
12         for (i=0 ; i<size; i=i+1) begin: logic_unit
13
14             gates U6(A, B, w1, w2, w3, w4, w5, w6, w7, w8);
15             x4tolMUX U7(w1, w2, w3, w4, S1, S2, w9);
16             x4tolMUX U8(w5, w6, w7, w8, S1, S2, w10);
17             multiplexer U9(w9, w10, S, F);
18
19         end
20     endgenerate
21 endmodule
22
```

#### Testbench:

```
module logic_unit_tb();

    parameter size = 4 ;

    reg [size-1:0] A, B;

    reg S1, S2, S;

    wire [size-1:0] F;
```

```
logic_unit DUT(A, B, S1, S2, S, F);
```

```
always
```

```
begin
```


```
A=4'b0000; B=4'b0000; S1=1'b0; S2=1'b0; S=1'b0; #100;  
A=4'b0001; B=4'b0001; S1=1'b0; S2=1'b1; S=1'b1; #100;  
A=4'b0010; B=4'b0001; S1=1'b0; S2=1'b1; S=1'b0; #100;  
A=4'b0011; B=4'b0010; S1=1'b0; S2=1'b1; S=1'b1; #100;  
A=4'b0011; B=4'b0100; S1=1'b1; S2=1'b0; S=1'b0; #100;  
A=4'b0100; B=4'b0101; S1=1'b1; S2=1'b0; S=1'b1; #100;  
A=4'b0101; B=4'b0110; S1=1'b1; S2=1'b0; S=1'b1; #100;  
A=4'b0111; B=4'b0111; S1=1'b0; S2=1'b1; S=1'b0; #100;  
A=4'b1000; B=4'b0111; S1=1'b0; S2=1'b0; S=1'b0; #100;  
A=4'b1001; B=4'b1000; S1=1'b0; S2=1'b1; S=1'b1; #100;  
A=4'b1010; B=4'b1001; S1=1'b1; S2=1'b0; S=1'b0; #100;  
A=4'b1011; B=4'b1011; S1=1'b1; S2=1'b0; S=1'b0; #100;  
A=4'b1100; B=4'b1100; S1=1'b1; S2=1'b0; S=1'b1; #100;  
A=4'b1101; B=4'b1100; S1=1'b1; S2=1'b1; S=1'b0; #100;  
A=4'b1110; B=4'b1111; S1=1'b0; S2=1'b0; S=1'b1; #100;  
A=4'b1111; B=4'b1111; S1=1'b0; S2=1'b0; S=1'b1; #100;  
A=4'b0000; B=4'b0000; S1=1'b1; S2=1'b1; S=1'b1; #100;  
A=4'b0001; B=4'b0001; S1=1'b1; S2=1'b0; S=1'b0; #100;  
A=4'b0010; B=4'b0001; S1=1'b1; S2=1'b0; S=1'b1; #100;  
A=4'b0011; B=4'b0010; S1=1'b1; S2=1'b0; S=1'b0; #100;  
A=4'b0011; B=4'b0100; S1=1'b0; S2=1'b1; S=1'b1; #100;  
A=4'b0100; B=4'b0101; S1=1'b0; S2=1'b1; S=1'b0; #100;  
A=4'b0101; B=4'b0110; S1=1'b0; S2=1'b1; S=1'b0; #100;  
A=4'b0111; B=4'b0111; S1=1'b1; S2=1'b0; S=1'b1; #100;  
A=4'b1000; B=4'b0111; S1=1'b1; S2=1'b1; S=1'b1; #100;  
A=4'b1001; B=4'b1000; S1=1'b1; S2=1'b0; S=1'b0; #100;  
A=4'b1010; B=4'b1001; S1=1'b0; S2=1'b1; S=1'b1; #100;  
A=4'b1011; B=4'b1011; S1=1'b0; S2=1'b1; S=1'b1; #100;  
A=4'b1100; B=4'b1100; S1=1'b0; S2=1'b1; S=1'b0; #100;  
A=4'b1101; B=4'b1100; S1=1'b0; S2=1'b0; S=1'b1; #100;  
A=4'b1110; B=4'b1111; S1=1'b1; S2=1'b1; S=1'b0; #100;  
A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S=1'b0; #100;
```

```
end
```

```
endmodule
```




The waveform:



2.2.8 ARITHMETIC LOGIC UNIT (ALU) TOP LEVEL DESIGN

The schematic:



## Verilog code and testbench for ALU:

### Verilog:

```
1  module ALU(A, B, S0, S1, S2, S3, S4, F1, F2, F3, Cout, OUT);
2      parameter size = 4;
3      input [size-1:0] A, B;
4      input S0, S1, S2, S3, S4;
5      output [size-1:0] OUT;
6      output F1, F2, F3, Cout;
7      wire [size-1:0] w1, w2;
8
9      genvar i;
10     generate
11         for (i=0 ; i<size ; i=i+1) begin: ALU
12             arithmetic_unit U11(A, B, S0, w1, Cout, F1, F2, F3);
13             logic_unit U12(A, B, S1, S2, S3, w2);
14             multiplexer U13(w1, w2, S4, OUT);
15         end
16     endgenerate
17 endmodule
18
```

### Testbench:

```
module ALU_tb();
    parameter size = 4 ;

    reg [size-1:0] A, B;
    reg S0, S1, S2, S3, S4;
    wire [size-1:0] OUT;
    wire Cout, F1, F2, F3;

    ALU DUT(A, B, S0, S1, S2, S3, S4, F1, F2, F3, Cout, OUT);

    always
    begin
        A=4'b0000; B=4'b0000; S1=1'b0; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b0; #100;
        A=4'b0001; B=4'b0001; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
        A=4'b0010; B=4'b0001; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100;
        A=4'b0011; B=4'b0010; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
        A=4'b0011; B=4'b0100; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b1; #100;
        A=4'b0100; B=4'b0101; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b1; S4=1'b0; #100;
        A=4'b0101; B=4'b0110; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
        A=4'b0111; B=4'b0111; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100;
        A=4'b1000; B=4'b0111; S1=1'b0; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b1; #100;
        A=4'b1001; B=4'b1000; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
        A=4'b1010; B=4'b1001; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b0; #100;
        A=4'b1011; B=4'b1011; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b1; #100;
        A=4'b1100; B=4'b1100; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
        A=4'b1101; B=4'b1100; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100;
        A=4'b1110; B=4'b1111; S1=1'b0; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
        A=4'b1111; B=4'b1111; S1=1'b0; S2=1'b0; S0=1'b1; S3=1'b1; S4=1'b0; #100;

        A=4'b0000; B=4'b0000; S1=1'b1; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100;
        A=4'b0001; B=4'b0001; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b0; #100;
        A=4'b0010; B=4'b0001; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
    end
end
```

```

A=4'b0011; B=4'b0010; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b1; #100;
A=4'b0011; B=4'b0100; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100;
A=4'b0100; B=4'b0101; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b0; #100;
A=4'b0101; B=4'b0110; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b0; #100;
A=4'b0111; B=4'b0111; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b1; S4=1'b0; #100;
A=4'b1000; B=4'b0111; S1=1'b1; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
A=4'b1001; B=4'b1000; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b1; #100;
A=4'b1010; B=4'b1001; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
A=4'b1011; B=4'b1011; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100;
A=4'b1100; B=4'b1100; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100;
A=4'b1101; B=4'b1100; S1=1'b0; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b0; #100;
A=4'b1110; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100;
A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100;

end
endmodule

```

The waveform:

