
PRE-LAB 4&5

4.2 LAB 4

4.2.2 D FLIP-FLOP WITH ASYNCHRONOUS RESET AND SYNCHRONOUS LOAD

1.



```
2. module DFF (Q, Data, Reset, Load, Clk);
output Q;
input Data, Reset, Load, Clk;
reg Q;
always @(posedge Clk or negedge Reset)
begin
case(Reset)
0: Q <= 0;
default: Q <= Data;
endcase
```


endmodule

```
module DFF_tb();
reg Clk, Data, Reset, Load;
wire Q;
DFF u1(Q, Data, Reset, Load, Clk);
initial
begin
       Clk = 0;
       Load = 0; Data = 0; Reset = 0;
        #10 Load=1; Data=1; Reset=1;
       #10 Load=1; Data=0; Reset=1;
       #10 Load=0; Data=1; Reset=1;
       #10 Load=0; Data=0; Reset=1;
       #10 Load=1; Data=1; Reset=1;
       #10 Load=1; Data=1; Reset=1;
       #10 Load=1; Data=1; Reset=0;
       #10 Load=0; Data=1; Reset=0;
       #10 Load=1; Data=0; Reset=0;
       #10 Load=0; Data=1; Reset=1;
       #10 Load=1; Data=1; Reset=1;
end
always #10 Clk = ~Clk;
endmodule
```

4.2.3 4-BIT SHIFT REGISTER WITH ASYCHRONOUS RESET AND SYNCHRONOUS LOAD

1.

3.



```
2.
       module Shift_Reg (S0, Reset, S1, Load, Clk);
        parameter size=4;
        output reg [size-1:0] SO;
        input Reset, S1, Load, Clk;
        always @(posedge Reset)
               S0 <= 4'b0000;
       always @(posedge Clk)
        begin
               S0[0] <= S1;
               S0[1] <= S0[0];
               S0[2] <= S0[1];
               S0[3] <= S0[2];
       end
       endmodule
3.
module Shift_Reg_tb ();
parameter size=4;
reg Reset, S1, Load, Clk;
wire [size-1:0] S0;
Shift_Reg u1(SO, Reset, S1, Load, Clk);
initial
begin
       Reset=1; Load=0; S1=0; Clk=0;
       #300 Reset=0; S1=1;
        #300 Reset=0; S1=1;
       #300 Reset=1; S1=0;
       #300 Reset=1; S1=1;
       #300 Reset=1; S1=0;
       #300 Reset=0; S1=0;
       #300 Reset=0; S1=1;
end
always #300 Clk = ~Clk;
endmodule
```

4.2.4 4-BIT SYNCHRONOUS WRAP-AROUNG UP/DOWN COUNTER WITH SYCNHRONOUS UP/DOWN SELECT AND COUNT-ENABLE AND ASYNCHRONOUS RESET


```
1.
      module Counter(Q, E, R, up down s, Clk);
      parameter size=4;
       output reg [size-1:0] Q;
      input E, R, up down s, Clk;
      always @(posedge R)
              Q \le 0;
              always @(negedge R)
              case(up_down_s)
                      1: Q <= Q+1;
                      default: Q <= Q-1;
               endcase
       endmodule
2.
      module Counter(SeqOut, Q, E, R, up_down_s, Clk);
      parameter size=4;
       output reg [size-1:0] Q;
      output reg [2*size-1:0] SeqOut;
      input E, R, up_down_s, Clk;
      always @(posedge R)
              Q \le 0;
      always @(negedge R)
              case(up_down_s)
                      1: Q <= Q+1;
                      default: Q <= Q-1;
              endcase
      always @(*)
       begin
      case(Q)
              4'b0000 : SeqOut = 8'b00000001;
              4'b0001 : SegOut = 8'b01100000;
              4'b0010 : SeqOut = 8'b11011010;
              4'b0011 : SeqOut = 8'b11110010;
              4'b0100 : SeqOut = 8'b01100110;
              4'b0101 : SeqOut = 8'b10110100;
              4'b0110 : SeqOut = 8'b10111110;
              4'b0111 : SegOut = 8'b11100000;
              4'b1000 : SeqOut = 8'b01100000;
              4'b1001 : SeqOut = 8'b11011010;
              4'b1010 : SeqOut = 8'b11110010;
              4'b1011 : SeqOut = 8'b01100110;
              4'b1100 : SeqOut = 8'b10110100;
              4'b1101 : SeqOut = 8'b10111110;
              4'b1110 : SeqOut = 8'b11100000;
              4'b1111 : SeqOut = 8'b11111110;
      endcase
      end
endmodule
```

```
3.
     module Counter_tb();
     parameter size=4;
     reg E, R, up down s, Clk;
     wire [size-1:0] Q;
     wire [2*size-1:0] SeqOut;
     Counter u1(SeqOut, Q, E, R, up_down_s, Clk);
     initial
     begin
            R=0; Clk=0; up_down_s=0; E=0;
            #200 R=1; up_down_s=0; E=0;
            #200 R=1; up_down_s=1; E=1;
            #200 R=1; up_down_s=1; E=0;
            #200 R=0; up_down_s=0; E=1;
            #200 R=0; up_down_s=1; E=1;
            #200 R=1; up_down_s=0; E=0;
            #200 R=1; up_down_s=1; E=1;
            #200 R=1; up_down_s=1; E=1;
            #200 R=0; up_down_s=1; E=1;
            #200 R=0; up_down_s=1; E=0;
            #200 R=0; up_down_s=0; E=0;
            #200 R=0; up_down_s=1; E=1;
            #200 R=0; up_down_s=1; E=1;
            #200 R=0; up_down_s=1; E=1;
            #200 R=0; up_down_s=1; E=1;
            #200 R=0; up_down_s=0; E=1;
            #200 R=0; up_down_s=0; E=1;
            #200 R=0; up_down_s=0; E=1;
            #200 R=0; up_down_s=1; E=0;
     end
     always #200 Clk = ~Clk;
```

endmodule


4.3 LAB 5

4.3.1 3-BIT DOWN COUNTER USING D-TYPE FLIP-FLOP



4.3.2 3-BIT DOWN COUNTER USING JK-TYPE FLIP-FLOP

	Excitation 7able									
	9	Q+	J	K						H
	00	0-0	0 1 X	XXIO						
	i	1	×	0						
	Union .			1						
	Preser	t stars 1								
CIK	QA QB	Qc 9	ta Qit	Qt	JA		JB	KB	Je 1	Cc
(0-2	00001100	010	100	0	- 00	X	100	×	X	×
34	0 1	0 0	-0000	0	OX	X	X	OX	×	î X
- 2 m 2 m 6 m		0	00-	-0-0-0-0	000 X X X X	XXX	-OXX-OXX	××··o	X	×
	BC 01		À			11 10				
A o	0000			OX	X	XX		JA =	B'C'	
	XX	XX			0	00		KA =	B'c'	
CAV	8c 00 01	10 10	A	BC	01	11 10				
	110			o X	X	0 1		J8 =		
B°	10	XX		1 X	×	0 1		KB=	c'	
	BC 01		A	BC	01	11 10				
A	1 X	XI	r	OX		1 ×		Jc:	= 1	
9	1 X	XI		1 X		1 X		Ke	= 1	
-	-			-			1		11	



4.3.3 4-BIT SYNCHRONOUS PARALLEL LOAD SHIFT REGISTER WITH COUNTER AND ASYNCHRONOUS RESET

1.

```
module Count_Ones (Data, en, rst, clk, load, Q, Ones);

parameter size=4;

output reg [2*size-1:0] Q;

output reg [size-1:0] Ones;

input [2*size-1:0] Data;

input en, rst, clk, load;

always @(posedge rst)

begin

Q <= 0;

Ones <= 0;

end
```

```
integer i;
always @(negedge rst)
begin
  case(en)
   0: begin
     Q <= 0;
     Ones <= 0;
     end
   default:
    case(load)
     1: begin
       Q <= Data;
       Ones <= 0;
       end
     default: begin
          Q <= Data;
          begin
           Ones=0;
           for (i=0; i<2*size; i=i+1)
             Ones = Ones + Data[i];
          end
          end
     endcase
   endcase
  end
endmodule
2.
       module Count_Ones (Data, en, rst, clk, load, Q, Ones, SeqOut);
        parameter size=4;
        output reg [2*size-1:0] Q, SeqOut;
        output reg [size-1:0] Ones;
        input [2*size-1:0] Data;
        input en, rst, clk, load;
        always @(posedge rst)
        begin
               Q <= 0;
               Ones <= 0;
```

```
end
       integer i;
       always @(negedge rst)
       begin
               case(en)
               0: begin
                      Q \le 0;
                      Ones <= 0;
               end
               default:
               case(load)
               1: begin
                      Q <= Data;
                      Ones <= 0;
               end
               default: begin
               Q <= Data;
          begin
               Ones=0;
               for (i=0; i<2*size; i=i+1)
                      Ones = Ones + Data[i];
          end
         end
     endcase
   endcase
  end
always @(*)
begin
  case(Ones)
   4'b0000 : SeqOut = 8'b00000001;
   4'b0001 : SeqOut = 8'b01100000;
   4'b0010 : SeqOut = 8'b11011010;
   4'b0011 : SeqOut = 8'b11110010;
   4'b0100 : SeqOut = 8'b01100110;
   4'b0101 : SeqOut = 8'b10110100;
   4'b0110 : SeqOut = 8'b10111110;
   4'b0111 : SeqOut = 8'b11100000;
   4'b1000 : SeqOut = 8'b01100000;
```

```
4'b1001 : SeqOut = 8'b11011010;
   4'b1010 : SeqOut = 8'b11110010;
   4'b1011 : SeqOut = 8'b01100110;
   4'b1100 : SeqOut = 8'b10110100;
   4'b1101 : SeqOut = 8'b10111110;
   4'b1110 : SeqOut = 8'b11100000;
   4'b1111 : SeqOut = 8'b11111110;
  endcase
end
endmodule
3.
       module Count_Ones_tb();
       parameter size=4;
        reg [2*size-1:0] Data;
       reg en, rst, clk, load;
       wire [2*size-1:0] Q, SeqOut;
       wire [size-1:0] Ones;
       Count_Ones u1(Data, en, rst, clk, load, Q, Ones, SeqOut);
       initial
       begin
               Data=0; en=0; rst=1; clk=0; load=0;
               #200 Data=00110101; rst=0; load=1; en=1;
               #200 Data=00110101; rst=0; load=1; en=0;
               #200 Data=00111010; rst=0; load=0; en=1;
               #1000 Data=00110111; rst=0; load=1; en=1;
               #200 Data=00100000; rst=0; load=0; en=1;
               #200 Data=11110101; rst=0; load=0; en=1;
               #200 Data=00010111; rst=0; load=0; en=0;
               #200 Data=01110101; rst=0; load=1; en=0;
               #200 Data=00110001; rst=1; load=0; en=1;
               #1000 Data=00110000; rst=0; load=0; en=1;
               #200 Data=00010000; rst=0; load=0; en=1;
               #200 Data=11110111; rst=0; load=0; en=1;
               #200 Data=00111111; rst=1; load=0; en=0;
               #200 Data=00110101; rst=0; load=0; en=1;
               #1000 Data=00111101; rst=1; load=0; en=1;
               #200 Data=10110001; rst=0; load=0; en=1;
```

```
#200 Data=00110000; rst=0; load=0; en=1;

#200 Data=00100101; rst=0; load=0; en=1;

#200 Data=10001101; rst=0; load=1; en=1;

end

always #20 clk = ~clk;

endmodule
```