

LAB 3 PRE-WORK

2.2.5 ARITHMETIC UNIT


Adder/Subtractor:



Comparator:



Arithmetic Unit:



Verilog code for adder/subtractor:

```
module add sub OP (A, B, OP, s, cout);
 2
      parameter size = 4;
 3
 4
      input [size-1:0] A, B;
       input OP;
 5
 6
      output [size-1:0] s;
 7
       output cout;
8
      wire [size+2:0] w;
9
10
       genvar i;
11
       generate
12
       for (i=0; i<size; i=i+1) begin: add_sub_OP
13
         if (i==0) begin
14
            OP signal new U2(B, OP, w[i]);
15
             add_sub_circuit U1(A[i], w[i], OP, s[i], w[i+4]);
16
          end
17
         else if(i==size-l) begin
18
19
           OP signal new U2(B, OP, w[i]);
20
           add sub circuit Ul(A[i], w[i], w[2*i], s[i], cout);
21
         end
22
23
         else begin
24
            OP signal new U2(B, OP, w[i]);
25
            add_sub_circuit U1(A[i], w[i] , w[i+3], s[i], w[i+4]);
26
          end
27
28
     end
29
     endgenerate
30
     endmodule
31
```

Verilog code for comparator:

```
1
      module comparator (A, B, F1, F2, F3);
 2
       parameter size = 4;
 3
 4
        input [size-1:0] A, B;
 5
        output F1, F2, F3;
 6
        wire w1, w2, w3, w4, w5, w6;
 7
        or (F1, w1, w4);
        or (F2, w2, w5);
 9
10
        and (F3, w3, w6);
11
12
        genvar i;
13
        generate
14
          for (i=0; i<size; i=i+1) begin: comparator
15
            if (i==0 || i==1)
16
              comparator circuit U1(A[i], B[i], w4, w5, w6);
17
          else
18
              comparator circuit Ul(A[i], B[i], wl, w2, w3);
19
          end
20
        endgenerate
21
       endmodule
```

Verilog code and testbench for the arithmetic unit:

Verilog:

```
1
    module arithmetic unit (A, B, OP, s, cout, F1, F2, F3);
2
      parameter size = 4;
3
4
       input [size-1:0] A, B;
5
       input OP;
 6
       output [size-1:0] s;
7
       output cout, F1, F2, F3;
8
9
      genvar i;
10
      generate
         for (i=0; i<size; i=i+1) begin: arithmetic unit
11
12
             add_sub_OP U3(A, B, OP, s, cout);
             comparator U4(A, B, F1, F2, F3);
13
14
15
      endgenerate
16
     endmodule
17
```

Testbench:


```
module arithmetic_unit_tb();
parameter size = 4;
reg [size-1:0] A, B;
reg OP;
wire [size-1:0] s;
wire cout, F1, F2, F3;
arithmetic_unit DUT(A, B, OP, s, cout, F1, F2, F3);
always
begin
A=4'b0000; B=4'b0000; OP=1; #100;
A=4'b0001; B=4'b0001; OP=0; #100;
A=4'b0010; B=4'b0001; OP=1; #100;
A=4'b0011; B=4'b0010; OP=1; #100;
A=4'b0011; B=4'b0100; OP=1; #100;
A=4'b0100; B=4'b0101; OP=1; #100;
A=4'b0101; B=4'b0110; OP=1; #100;
A=4'b0111; B=4'b0111; OP=1; #100;
A=4'b1000; B=4'b0111; OP=1; #100;
A=4'b1001; B=4'b1000; OP=1; #100;
A=4'b1010; B=4'b1001; OP=1; #100;
A=4'b1011; B=4'b1011; OP=1; #100;
```

```
A=4'b1100; B=4'b1100; OP=1; #100;
A=4'b1101; B=4'b1100; OP=1; #100;
A=4'b1110; B=4'b1111; OP=1; #100;
A=4'b1111; B=4'b1111; OP=1; #100;
A=4'b0000; B=4'b0000; OP=0; #100;
A=4'b0001; B=4'b0001; OP=1; #100;
A=4'b0010; B=4'b0001; OP=0; #100;
A=4'b0011; B=4'b0010; OP=0; #100;
A=4'b0011; B=4'b0100; OP=0; #100;
A=4'b0100; B=4'b0101; OP=0; #100;
A=4'b0101; B=4'b0110; OP=0; #100;
A=4'b0111; B=4'b0111; OP=0; #100;
A=4'b1000; B=4'b0111; OP=0; #100;
A=4'b1001; B=4'b1000; OP=0; #100;
A=4'b1010; B=4'b1001; OP=0; #100;
A=4'b1011; B=4'b1011; OP=0; #100;
A=4'b1100; B=4'b1100; OP=0; #100;
A=4'b1101; B=4'b1100; OP=0; #100;
A=4'b1110; B=4'b1111; OP=0; #100;
 A=4'b1111; B=4'b1111; OP=0; #100;
```

end


endmodule

The waveform:




2.2.7 LOGIC UNIT WITH MULTIPLEXERS


Gates:




4to1MUX:



Multiplexer:



Logic Unit:



Verilog code for gates:

```
module gates (A, B, C, D, E, F, G, H, K, L);
 2
        parameter size =4;
 3
 4
        input [size-1:0] A, B;
 5
        output [size-1:0] C, D, E, F, G, H, K, L;
 6
 7
        always @(A, B);
 8
          lablgates U5(A, B, C, D, E, F, G, H, K, L);
 9
      endmodule
10
11
```

Verilog code for 4to1MUX:

```
module x4tolMUX(A, B, C, D, S1, S2, F);
 1
 2
        parameter size = 4;
 3
 4
        input [size-1:0] A, B, C, D;
 5
        input S1, S2;
 6
        output [size-1:0] F;
 7
        wire [size-1:0] w1, w2;
 8
 9
10
            always @(A, B, C, D, S1, S2);
             multiplexer U2(A, B, S1, W1);
11
             multiplexer U3(C, D, S1, w2);
12
             multiplexer U4(w1, w2, S2, F);
13
14
15
      endmodule
        ı
16
```

Verilog code for multiplexer:

```
module multiplexer (A, B, S, F);
 2
 3
      parameter size = 4;
 4
       input [size-1:0] A, B;
 5
 6
       input S;
 7
       output [size-1:0] F;
 8
 9
       genvar i;
10
        generate
          for (i=0; i<size; i=i+1) begin: multiplexer
11
12
13
           MUX U1(A[i], B[i], S, F[i]);
14
15
           end
16
         endgenerate
17
     endmodule
18
```

Verilog code and testbench for the logic unit:

Verilog:

```
1
     module logic_unit(A, B, S1, S2, S, F);
 2
       parameter size = 4;
 3
 4
       input [size-1:0] A, B;
 5
       input S1, S2, S;
 6
       output [size-1:0] F;
 7
       wire [size-1:0] w1, w2, w3, w4, w5, w6, w7, w8, w9, w10;
 8
9
10
       genvar i;
11
         generate
12
          for (i=0; i<size; i=i+1) begin: logic_unit
13
14
              gates U6(A, B, w1, w2, w3, w4, w5, w6, w7, w8);
              x4tolMUX U7(w1, w2, w3, w4, S1, S2, w9);
15
              x4tolMUX U8(w5, w6, w7, w8, S1, S2, w10);
16
17
              multiplexer U9(w9, w10, S, F);
18
19
            end
20
          endgenerate
21
      endmodule
```

Testbench:

```
module logic_unit_tb();
    parameter size = 4;
    reg [size-1:0] A, B;
    reg S1, S2, S;
    wire [size-1:0] F;
```

always


begin

A=4'b0000; B=4'b0000; S1=1'b0; S2=1'b0; S=1'b0; #100; A=4'b0001; B=4'b0001; S1=1'b0; S2=1'b1; S=1'b1; #100; A=4'b0010; B=4'b0001; S1=1'b0; S2=1'b1; S=1'b0; #100; A=4'b0011; B=4'b0010; S1=1'b0; S2=1'b1; S=1'b1; #100; A=4'b0011; B=4'b0100; S1=1'b1; S2=1'b0; S=1'b0; #100; A=4'b0100; B=4'b0101; S1=1'b1; S2=1'b0; S=1'b1; #100; A=4'b0101; B=4'b0110; S1=1'b1; S2=1'b0; S=1'b1; #100; A=4'b0111; B=4'b0111; S1=1'b0; S2=1'b1; S=1'b0; #100; A=4'b1000; B=4'b0111; S1=1'b0; S2=1'b0; S=1'b0; #100; A=4'b1001; B=4'b1000; S1=1'b0; S2=1'b1; S=1'b1; #100; A=4'b1010; B=4'b1001; S1=1'b1; S2=1'b0; S=1'b0; #100; A=4'b1011; B=4'b1011; S1=1'b1; S2=1'b0; S=1'b0; #100; A=4'b1100; B=4'b1100; S1=1'b1; S2=1'b0; S=1'b1; #100; A=4'b1101; B=4'b1100; S1=1'b1; S2=1'b1; S=1'b0; #100; A=4'b1110; B=4'b1111; S1=1'b0; S2=1'b0; S=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b0; S2=1'b0; S=1'b1; #100; A=4'b0000; B=4'b0000; S1=1'b1; S2=1'b1; S=1'b1; #100; A=4'b0001; B=4'b0001; S1=1'b1; S2=1'b0; S=1'b0; #100; A=4'b0010; B=4'b0001; S1=1'b1; S2=1'b0; S=1'b1; #100; A=4'b0011; B=4'b0010; S1=1'b1; S2=1'b0; S=1'b0; #100; A=4'b0011; B=4'b0100; S1=1'b0; S2=1'b1; S=1'b1; #100; A=4'b0100; B=4'b0101; S1=1'b0; S2=1'b1; S=1'b0; #100; A=4'b0101; B=4'b0110; S1=1'b0; S2=1'b1; S=1'b0; #100; A=4'b0111; B=4'b0111; S1=1'b1; S2=1'b0; S=1'b1; #100; A=4'b1000; B=4'b0111; S1=1'b1; S2=1'b1; S=1'b1; #100; A=4'b1001; B=4'b1000; S1=1'b1; S2=1'b0; S=1'b0; #100; A=4'b1010; B=4'b1001; S1=1'b0; S2=1'b1; S=1'b1; #100; A=4'b1011; B=4'b1011; S1=1'b0; S2=1'b1; S=1'b1; #100; A=4'b1100; B=4'b1100; S1=1'b0; S2=1'b1; S=1'b0; #100; A=4'b1101; B=4'b1100; S1=1'b0; S2=1'b0; S=1'b1; #100; A=4'b1110; B=4'b1111; S1=1'b1; S2=1'b1; S=1'b0; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S=1'b0; #100;

end


endmodule

The waveform:



2.2.8 ARITHMETIC LOGIC UNIT (ALU) TOP LEVEL DESIGN

The schematic:



Verilog code and testbench for ALU:

Verilog:

```
module ALU(A, B, S0, S1, S2, S3, S4, F1, F2, F3, Cout, OUT);
 2
       parameter size = 4;
       input [size-1:0] A, B;
 3
       input S0, S1, S2, S3, S4;
 4
 5
       output [size-1:0] OUT;
 6
       output F1, F2, F3, Cout;
 7
       wire [size-1:0] w1, w2;
8
9
        genvar i;
10
        generate
          for (i=0; i<size; i=i+1) begin: ALU
11
12
            arithmetic unit Ull(A, B, SO, wl, Cout, F1, F2, F3);
13
            logic unit U12(A, B, S1, S2, S3, W2);
14
            multiplexer U13(w1, w2, S4, OUT);
15
          end
       endgenerate
17
      endmodule
18
```

Testbench:

```
module ALU tb();
parameter size = 4;
 reg [size-1:0] A, B;
 reg S0, S1, S2, S3, S4;
 wire [size-1:0] OUT;
 wire Cout, F1, F2, F3;
 ALU DUT(A, B, S0, S1, S2, S3, S4, F1, F2, F3, Cout, OUT);
 alwavs
 begin
   A=4'b0000; B=4'b0000; S1=1'b0; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b0; #100;
   A=4'b0001; B=4'b0001; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
    A=4'b0010; B=4'b0001; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100;
    A=4'b0011; B=4'b0010; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
    A=4'b0011; B=4'b0100; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b1; #100;
   A=4'b0100; B=4'b0101; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b1; S4=1'b0; #100;
    A=4'b0101; B=4'b0110; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
    A=4'b0111; B=4'b0111; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100;
    A=4'b1000; B=4'b0111; S1=1'b0; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b1; #100;
    A=4'b1001; B=4'b1000; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b0; #100;
    A=4'b1010; B=4'b1001; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b0; #100;
    A=4'b1011; B=4'b1011; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b1; #100;
    A=4'b1100; B=4'b1100; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
    A=4'b1101; B=4'b1100; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100;
    A=4'b1110; B=4'b1111; S1=1'b0; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
    A=4'b1111; B=4'b1111; S1=1'b0; S2=1'b0; S0=1'b1; S3=1'b1; S4=1'b0; #100;
   A=4'b0000; B=4'b0000; S1=1'b1; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100;
   A=4'b0001; B=4'b0001; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b0; S4=1'b0; #100;
    A=4'b0010; B=4'b0001; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b0; S4=1'b1; #100;
```

```
A=4'b0011; B=4'b0010; S1=1'b1; S2=1'b0; S0=1'b0; S3=1'b1; S4=1'b1; #100; A=4'b0101; B=4'b0100; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100; A=4'b0100; B=4'b0101; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b0; #100; A=4'b0101; B=4'b0110; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b0; #100; A=4'b0111; B=4'b0111; S1=1'b1; S2=1'b0; S0=1'b1; S3=1'b1; S4=1'b0; #100; A=4'b1000; B=4'b0111; S1=1'b1; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100; A=4'b1001; B=4'b1001; S1=1'b1; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b1; #100; A=4'b1010; B=4'b1001; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b1; #100; A=4'b1011; B=4'b1011; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b1; S4=1'b0; #100; A=4'b1101; B=4'b1100; S1=1'b0; S2=1'b1; S0=1'b1; S3=1'b0; S4=1'b1; #100; A=4'b1101; B=4'b1101; S1=1'b0; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b0; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100; A=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b1; S4=1'b1; #100; A=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B101; A=4'b1111; S1=1'b1; S2=1'b1; S0=1'b0; S3=1'b0; S4=1'b1; #100; A=4'b1111; B101; A=4'b1111; B101; A=4'b1111; B101; A=4'b1111; B101; A=4'b1111; B101; A=4'b1111; B101;
```

end endmodule

The waveform:

